9989f41fd3
- add arm64 dependent codes with GICv3 and SVE support - fix bugs based on architecture separation requests
29 lines
756 B
C
29 lines
756 B
C
/* hwcap.h COPYRIGHT FUJITSU LIMITED 2017 */
|
|
#ifdef POSTK_DEBUG_ARCH_DEP_65
|
|
#ifndef _UAPI__ASM_HWCAP_H
|
|
#define _UAPI__ASM_HWCAP_H
|
|
|
|
/*
|
|
* HWCAP flags - for elf_hwcap (in kernel) and AT_HWCAP
|
|
*/
|
|
#define HWCAP_FP (1 << 0)
|
|
#define HWCAP_ASIMD (1 << 1)
|
|
#define HWCAP_EVTSTRM (1 << 2)
|
|
#define HWCAP_AES (1 << 3)
|
|
#define HWCAP_PMULL (1 << 4)
|
|
#define HWCAP_SHA1 (1 << 5)
|
|
#define HWCAP_SHA2 (1 << 6)
|
|
#define HWCAP_CRC32 (1 << 7)
|
|
#define HWCAP_ATOMICS (1 << 8)
|
|
#define HWCAP_FPHP (1 << 9)
|
|
#define HWCAP_ASIMDHP (1 << 10)
|
|
#define HWCAP_CPUID (1 << 11)
|
|
#define HWCAP_ASIMDRDM (1 << 12)
|
|
#define HWCAP_SVE (1 << 13)
|
|
|
|
unsigned long arch_get_hwcap(void);
|
|
extern unsigned long elf_hwcap;
|
|
|
|
#endif /* _UAPI__ASM_HWCAP_H */
|
|
#endif /* POSTK_DEBUG_ARCH_DEP_65 */
|