wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

[ci skip] Scaladoc and comment fixes (#542)

Browse Source
This commit is contained in:
John Wright
2020-05-04 14:39:05 -07:00
committed by GitHub
parent df9567b6ea
commit 794509aba9
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
generators/chipyard/src/main/scala/IOBinders.scala
View File

@@ -104,7 +104,7 @@ object AddIOCells {
/** /**
* Add IO cells to a SiFive UART devices and name the IO ports. * Add IO cells to a SiFive UART devices and name the IO ports.
* @param gpios A Seq of UART port bundles * @param uartPins A Seq of UART port bundles
* @return Returns a tuple of (A Seq of top-level UARTPortIO IOs; a 2D Seq of IOCell module references) * @return Returns a tuple of (A Seq of top-level UARTPortIO IOs; a 2D Seq of IOCell module references)
*/ */
def uart(uartPins: Seq[UARTPortIO]): (Seq[UARTPortIO], Seq[Seq[IOCell]]) = { def uart(uartPins: Seq[UARTPortIO]): (Seq[UARTPortIO], Seq[Seq[IOCell]]) = {
@@ -117,7 +117,7 @@ object AddIOCells {
/** /**
* Add IO cells to a debug module and name the IO ports. * Add IO cells to a debug module and name the IO ports.
* @param gpios A PSDIO bundle * @param psd A PSDIO bundle
* @param resetctrlOpt An optional ResetCtrlIO bundle * @param resetctrlOpt An optional ResetCtrlIO bundle
* @param debugOpt An optional DebugIO bundle * @param debugOpt An optional DebugIO bundle
* @return Returns a tuple3 of (Top-level PSDIO IO; Optional top-level DebugIO IO; a list of IOCell module references) * @return Returns a tuple3 of (Top-level PSDIO IO; Optional top-level DebugIO IO; a list of IOCell module references)
@@ -312,4 +312,4 @@ class WithTraceGenSuccessBinder extends OverrideIOBinder({
} }
}) })
} } /* end package object */