wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix verilator clean

Browse Source
This commit is contained in:
Jerry Zhao
2019-05-07 23:05:13 -07:00
parent 2f2243df40
commit cf9ef97676
3 changed files with 5 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
sims/verisim/Makefile
View File

@@ -90,4 +90,4 @@ $(output_dir)/%.vpd: $(output_dir)/% $(sim_debug)
#########################################################################################
.PHONY: clean
clean:
rm -rf $(build_dir) $(sim_prefix)-*
rm -rf $(gen_dir)/* $(sim_prefix)-*

4
sims/vsim/Makefile
View File

@@ -61,7 +61,7 @@ VCS_NONCC_OPTS = \
-sverilog \
+incdir+$(build_dir) \
+define+CLOCK_PERIOD=1.0 \
$(sim_vsrcs) \
$(sim_vsrcs) \
+define+PRINTF_COND=$(TB).printf_cond \
+define+STOP_COND=!$(TB).reset \
+define+RANDOMIZE_MEM_INIT \
@@ -94,4 +94,4 @@ $(output_dir)/%.vpd: $(output_dir)/% $(sim_debug)
#########################################################################################
.PHONY: clean
clean:
rm -rf $(sim_dir)/generated-src/* csrc $(sim_prefix)-* ucli.key vc_hdrs.h
rm -rf $(gen_dir)/* csrc $(sim_prefix)-* ucli.key vc_hdrs.h