wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Merge pull request #162 from ucb-bar/vlsi-make-name

Browse Source 
Update vlsi/Makefile to match variables.mk naming
This commit is contained in:
Abraham Gonzalez
2019-07-18 17:56:53 -07:00
committed by GitHub
parent 7a55b74ed2 b76e896598
commit de51c91881
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
vlsi/Makefile
View File

@@ -44,7 +44,7 @@ ROCKET_SRCS = \
$(ROCKET_SRC_DIR)/plusarg_reader.v \ $(ROCKET_SRC_DIR)/plusarg_reader.v \
$(ROCKET_SRC_DIR)/EICG_wrapper.v \ $(ROCKET_SRC_DIR)/EICG_wrapper.v \
ALL_RTL = $(ROCKET_SRCS) $(VERILOG_FILE) $(SMEMS_FILE) ALL_RTL = $(ROCKET_SRCS) $(TOP_FILE) $(TOP_SMEMS_FILE)
CLOCK_DOMAINS = $(build_dir)/$(long_name).domains CLOCK_DOMAINS = $(build_dir)/$(long_name).domains