106 lines
2.6 KiB
YAML
106 lines
2.6 KiB
YAML
# Technology Setup
|
|
# Technology used is Sky130
|
|
vlsi.core.technology: "hammer.technology.sky130"
|
|
|
|
vlsi.core.max_threads: 12
|
|
|
|
# Technology paths
|
|
technology.sky130:
|
|
sky130A: "/path/to/sky130A"
|
|
sram22_sky130_macros: "/path/to/sram22_sky130_macros"
|
|
|
|
# this key is OPTIONAL, no NDA files will be used if it does not point to a valid path
|
|
sky130_nda: "/path/to/skywater-src-nda"
|
|
|
|
# General Hammer Inputs
|
|
|
|
# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
|
|
vlsi.inputs.power_spec_mode: "auto"
|
|
vlsi.inputs.power_spec_type: "cpf"
|
|
|
|
# Specify clock signals
|
|
vlsi.inputs.clocks: [
|
|
{name: "clock_uncore", period: "20ns", uncertainty: "1ns"}
|
|
]
|
|
|
|
# Generate Make include to aid in flow
|
|
vlsi.core.build_system: make
|
|
|
|
|
|
# Placement Constraints
|
|
vlsi.inputs.placement_constraints:
|
|
- path: "ChipTop"
|
|
type: toplevel
|
|
x: 0
|
|
y: 0
|
|
width: 4000
|
|
height: 3000
|
|
margins:
|
|
left: 10
|
|
right: 0
|
|
top: 10
|
|
bottom: 10
|
|
|
|
# Place SRAM memory instances
|
|
# data cache
|
|
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0"
|
|
type: hardmacro
|
|
x: 50
|
|
y: 50
|
|
orientation: r90
|
|
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_1_0"
|
|
type: hardmacro
|
|
x: 50
|
|
y: 800
|
|
orientation: r90
|
|
|
|
# tag array
|
|
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0"
|
|
type: hardmacro
|
|
x: 50
|
|
y: 1600
|
|
orientation: r90
|
|
|
|
# instruction cache
|
|
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0"
|
|
type: hardmacro
|
|
x: 50
|
|
y: 2100
|
|
orientation: r90
|
|
|
|
|
|
# Power Straps
|
|
par.power_straps_mode: generate
|
|
par.generate_power_straps_method: by_tracks
|
|
par.blockage_spacing: 2.0
|
|
par.blockage_spacing_top_layer: met3
|
|
par.generate_power_straps_options:
|
|
by_tracks:
|
|
strap_layers:
|
|
- met4
|
|
- met5
|
|
pin_layers:
|
|
- met5
|
|
blockage_spacing_met2: 4.0
|
|
blockage_spacing_met4: 2.0
|
|
track_width: 3
|
|
track_width_met5: 1
|
|
track_spacing: 5
|
|
track_start: 10
|
|
track_start_met5: 1
|
|
power_utilization: 0.1
|
|
power_utilization_met4: 0.1
|
|
power_utilization_met5: 0.1
|
|
|
|
|
|
# Pin placement constraints
|
|
vlsi.inputs.pin_mode: generated
|
|
vlsi.inputs.pin.generate_mode: semi_auto
|
|
vlsi.inputs.pin.assignments: [
|
|
{pins: "*", layers: ["met2", "met4"], side: "bottom"}
|
|
]
|
|
|
|
|
|
# SRAM Compiler compiler options
|
|
vlsi.core.sram_generator_tool: "hammer.technology.sky130.sram_compiler"
|