This allows individual components to be better maintained following the deprecation of riscv-tools. Eliminate non-essential submodules. build-static-libfesvr.sh is no longer necessary since libfesvr.a is built as part of the riscv-isa-sim build. For simplicity, only riscv-gnu-toolchain is now pre-built instead of the entirety of riscv-tools.
80 lines
3.1 KiB
Plaintext
80 lines
3.1 KiB
Plaintext
[submodule "rocket-chip"]
|
|
path = generators/rocket-chip
|
|
url = https://github.com/ucb-bar/rocket-chip.git
|
|
[submodule "testchipip"]
|
|
path = generators/testchipip
|
|
url = https://github.com/ucb-bar/testchipip.git
|
|
[submodule "barstools"]
|
|
path = tools/barstools
|
|
url = https://github.com/ucb-bar/barstools.git
|
|
[submodule "tools/chisel3"]
|
|
path = tools/chisel3
|
|
url = https://github.com/freechipsproject/chisel3.git
|
|
[submodule "tools/firrtl"]
|
|
path = tools/firrtl
|
|
url = https://github.com/freechipsproject/firrtl
|
|
[submodule "tools/torture"]
|
|
path = tools/torture
|
|
url = https://github.com/ucb-bar/riscv-torture.git
|
|
[submodule "generators/boom"]
|
|
path = generators/boom
|
|
url = https://github.com/riscv-boom/riscv-boom.git
|
|
[submodule "generators/sifive-blocks"]
|
|
path = generators/sifive-blocks
|
|
url = https://github.com/sifive/sifive-blocks.git
|
|
[submodule "generators/hwacha"]
|
|
path = generators/hwacha
|
|
url = https://github.com/ucb-bar/hwacha.git
|
|
[submodule "sims/firesim"]
|
|
path = sims/firesim
|
|
url = https://github.com/firesim/firesim.git
|
|
[submodule "generators/icenet"]
|
|
path = generators/icenet
|
|
url = https://github.com/firesim/icenet.git
|
|
[submodule "generators/block-inclusivecache-sifive"]
|
|
path = generators/sifive-cache
|
|
url = https://github.com/sifive/block-inclusivecache-sifive.git
|
|
[submodule "toolchains/riscv-tools/riscv-gnu-toolchain"]
|
|
path = toolchains/riscv-tools/riscv-gnu-toolchain
|
|
url = https://github.com/riscv/riscv-gnu-toolchain.git
|
|
[submodule "toolchains/riscv-tools/riscv-gnu-toolchain-prebuilt"]
|
|
path = toolchains/riscv-tools/riscv-gnu-toolchain-prebuilt
|
|
url = https://github.com/ucb-bar/chipyard-toolchain-prebuilt.git
|
|
shallow = true
|
|
[submodule "toolchains/riscv-tools/riscv-isa-sim"]
|
|
path = toolchains/riscv-tools/riscv-isa-sim
|
|
url = https://github.com/riscv/riscv-isa-sim.git
|
|
[submodule "toolchains/riscv-tools/riscv-pk"]
|
|
path = toolchains/riscv-tools/riscv-pk
|
|
url = https://github.com/riscv/riscv-pk.git
|
|
[submodule "toolchains/riscv-tools/riscv-tests"]
|
|
path = toolchains/riscv-tools/riscv-tests
|
|
url = https://github.com/riscv/riscv-tests.git
|
|
[submodule "vlsi/hammer"]
|
|
path = vlsi/hammer
|
|
url = https://github.com/ucb-bar/hammer.git
|
|
[submodule "tools/dsptools"]
|
|
path = tools/dsptools
|
|
url = https://github.com/ucb-bar/dsptools.git
|
|
[submodule "tools/chisel-testers"]
|
|
path = tools/chisel-testers
|
|
url = https://github.com/freechipsproject/chisel-testers.git
|
|
[submodule "tools/treadle"]
|
|
path = tools/treadle
|
|
url = https://github.com/freechipsproject/treadle.git
|
|
[submodule "generators/rocc-template"]
|
|
path = generators/sha3
|
|
url = https://github.com/ucb-bar/rocc-template.git
|
|
[submodule "tools/firrtl-interpreter"]
|
|
path = tools/firrtl-interpreter
|
|
url = https://github.com/freechipsproject/firrtl-interpreter.git
|
|
[submodule "vlsi/hammer-cadence-plugins"]
|
|
path = vlsi/hammer-cadence-plugins
|
|
url = git@github.com:ucb-bar/hammer-cadence-plugins.git
|
|
[submodule "vlsi/hammer-synopsys-plugins"]
|
|
path = vlsi/hammer-synopsys-plugins
|
|
url = git@github.com:ucb-bar/hammer-synopsys-plugins.git
|
|
[submodule "vlsi/hammer-mentor-plugins"]
|
|
path = vlsi/hammer-mentor-plugins
|
|
url = git@github.com:ucb-bar/hammer-mentor-plugins.git
|