Logo
Explore Help
Sign In
wu-arch/chipyard
1
0
Fork 0
You've already forked chipyard
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
b0b6466c22218b3bb3dc307227f19b365ddf32ed
chipyard/vlsi
History
Colin Schmidt b0b6466c22 handle asap7 lack of memories in makefile
2019-10-16 10:32:56 -07:00
..
extra_libraries/example
post-par sim, align dco straps
2019-10-04 00:27:44 -07:00
hammer @ 5c0909ebd6
post-par sim, align dco straps
2019-10-04 00:27:44 -07:00
hammer-cadence-plugins @ 5f5d9d9e57
post-par sim, align dco straps
2019-10-04 00:27:44 -07:00
hammer-mentor-plugins @ 33ccdccf2c
bump hammer, remove saed32
2019-09-19 22:50:14 -07:00
hammer-synopsys-plugins @ e0ace7345e
some plumbing but still need to remove sram generator target for asap7
2019-09-19 22:50:05 -07:00
.gitignore
Add initial VLSI flow scripts
2019-07-10 16:08:06 -07:00
env.yml
[skip ci] address comments, remove bwrc env vars, bump hammer
2019-09-26 15:40:22 -07:00
example-vlsi
post-par sim, align dco straps
2019-10-04 00:27:44 -07:00
example.v
[skip ci] address comments, instantiate Sha3Accel module
2019-09-27 09:37:27 -07:00
example.yml
[skip ci] address John's comments
2019-10-06 14:28:03 -07:00
Makefile
handle asap7 lack of memories in makefile
2019-10-16 10:32:56 -07:00
view_gds.py
add ability to view gds using gdspy
2019-10-06 22:57:13 -07:00
Powered by Gitea Version: 1.25.3 Page: 35ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API