Files
chipyard/sims/verisim/.gitignore

5 lines
38 B
Plaintext

*
!.gitignore
!Makefile
!verilator.mk