This is necessary because Verilog package definitions need to be compiled before the modules that reference them, but the compilation order is not enforced with addResource()s.
This is necessary because Verilog package definitions need to be compiled before the modules that reference them, but the compilation order is not enforced with addResource()s.