Files
chipyard/sims/vcs
Hansung Kim f77f1edecc Add fpnew packages and include dirs to vcs flags
This is necessary because Verilog package definitions need to be compiled before
the modules that reference them, but the compilation order is not enforced with
addResource()s.
2024-04-15 15:31:10 -07:00
..