Logo
Explore Help
Sign In
wu-arch/kernels
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,405 Commits 9 Branches 0 Tags
080923e869497900e48ae421d821949a2e8bfb44
Commit Graph
10 Commits
Author SHA1 Message Date
Blaise Tine d47cccc157 Vortex 2.0 changes:
+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes
2023-10-19 20:51:22 -07:00
Blaise Tine 30d9d3e956 minor update 2021-12-06 13:17:51 -05:00
Blaise Tine 2a7a4df342 simx directory name fix 2021-11-30 07:17:58 -05:00
Blaise Tine f6f95e0c46 mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL 2020-09-19 14:45:42 -04:00
MalikBurton 9b69cd430d Moved runtime/tests/vector_test directory to miscs/rvvector 2020-07-15 14:26:22 -04:00
Blaise Tine d1103733f5 merge fixes 2020-06-23 14:34:23 -07:00
Blaise Tine b56fb31a6a fpga_synthesis merge 2020-06-23 12:41:26 -07:00
Blaise Tine 69f607b73e rtl refactoring 2020-05-03 17:10:02 -04:00
Blaise Tine c913e542e9 adding POCL Dockerfile 2020-04-14 19:46:53 -04:00
Blaise Tine 12dc4d6874 refactoring fixes 2020-04-14 19:39:59 -04:00
Powered by Gitea Version: 1.27.1 Page: 43ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API