Lyons, Ethan Tyler
|
6c4cd2468f
|
Add files via upload
ICache_In_Place
|
2019-11-08 10:55:35 -05:00 |
|
Lyons, Ethan Tyler
|
b0f685c2e2
|
Add files via upload
ICache_In_Place
|
2019-11-08 10:55:08 -05:00 |
|
felsabbagh3
|
7e62e02b7c
|
TODO update
|
2019-11-07 20:52:36 -05:00 |
|
felsabbagh3
|
20283e6d5d
|
Verified simple mat_add matrix on RTL
|
2019-11-07 18:12:15 -05:00 |
|
felsabbagh3
|
5d5ad9c4ec
|
FIXED BUGS
|
2019-11-07 13:54:46 -05:00 |
|
felsabbagh3
|
58a9140f08
|
Before evict_wb_old removal
|
2019-11-07 13:27:38 -05:00 |
|
Savan Roshan
|
3372baea87
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2019-11-07 00:16:09 -05:00 |
|
felsabbagh3
|
9a0c5e0dbc
|
Removed kernel
|
2019-11-07 00:15:07 -05:00 |
|
Savan Roshan
|
e4ee2a9cbd
|
Parameterization working
|
2019-11-07 00:14:46 -05:00 |
|
felsabbagh3
|
9e2de897f0
|
Added simple_main
|
2019-11-07 00:10:06 -05:00 |
|
felsabbagh3
|
bf43680b7c
|
Merging Emulator Fixes with current main branch
|
2019-11-06 23:30:20 -05:00 |
|
felsabbagh3
|
87ae5c8cdf
|
Fixed emulator
|
2019-11-06 23:30:07 -05:00 |
|
Savan Roshan
|
cb1bf65017
|
Parameterization working
|
2019-11-06 11:12:27 -05:00 |
|
Savan Roshan
|
05a79bd51d
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2019-11-06 01:10:50 -05:00 |
|
Savan Roshan
|
3a71a2ebdb
|
Fixed bugs in parameterization
|
2019-11-06 01:09:30 -05:00 |
|
felsabbagh3
|
60e6ff0b42
|
working version
|
2019-11-06 00:23:41 -05:00 |
|
felsabbagh3
|
e431dfa31b
|
test_wsapwn
|
2019-11-05 23:35:46 -05:00 |
|
felsabbagh3
|
fcd3bbc4a1
|
old tb
|
2019-11-05 22:57:05 -05:00 |
|
felsabbagh3
|
b44505f1f4
|
new addr
|
2019-11-05 22:38:12 -05:00 |
|
felsabbagh3
|
0a553ad0db
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2019-11-05 20:39:27 -05:00 |
|
felsabbagh3
|
354086ffd1
|
Simple runtime for bank verification
|
2019-11-05 20:38:41 -05:00 |
|
Savan Roshan
|
8468e7d4d9
|
Added prefix DCACHE_
|
2019-11-05 08:33:38 -05:00 |
|
felsabbagh3
|
cb3e2da584
|
Added vx_tempelate.c
|
2019-11-04 18:59:39 -05:00 |
|
Savan Roshan
|
1db160a289
|
Fixed parameterization
|
2019-11-04 14:32:02 -05:00 |
|
Savan Roshan
|
8264339853
|
Added Parameterization
|
2019-11-04 13:20:34 -05:00 |
|
felsabbagh3
|
a28a1c45c1
|
wsapwn tested - NOTE in vx_main.c
|
2019-11-03 20:56:07 -05:00 |
|
felsabbagh3
|
a39979a844
|
Fixed ASIC GPR warp number delay
|
2019-11-03 15:56:18 -05:00 |
|
felsabbagh3
|
95d8a251db
|
runtime tests
|
2019-11-02 10:35:20 -04:00 |
|
felsabbagh3
|
bbb2373919
|
Intrinsics: tests for TMC+Control Divergence
|
2019-11-01 21:53:37 -04:00 |
|
Savan Roshan
|
2b9f6f3d0b
|
Fixed eviction_wb
|
2019-11-01 00:39:02 -04:00 |
|
felsabbagh3
|
46b09028d0
|
Added runtime (kernel 2.0)
|
2019-10-30 23:40:01 -04:00 |
|
felsabbagh3
|
06e5f6df1d
|
Init num cycles
|
2019-10-30 15:18:52 -04:00 |
|
felsabbagh3
|
7863175233
|
Set associative bank working
|
2019-10-30 14:57:20 -04:00 |
|
felsabbagh3
|
3b49b82c46
|
GPR ASIC Working
|
2019-10-29 23:20:16 -04:00 |
|
felsabbagh3
|
3caae2b88e
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2019-10-29 14:28:41 -04:00 |
|
felsabbagh3
|
4aa04e76e6
|
Simulate debug
|
2019-10-29 14:28:20 -04:00 |
|
Lingjun Zhu
|
3609742707
|
Finished synthesis at 1GHz, cell count increases to 1870k
|
2019-10-29 11:33:23 -04:00 |
|
Lingjun Zhu
|
3c6f0b5d15
|
Included the SDC and DDC files
|
2019-10-28 17:24:19 -04:00 |
|
Lingjun Zhu
|
fa5b476874
|
Added the synthesis netlist
|
2019-10-28 17:11:15 -04:00 |
|
Lingjun Zhu
|
0d8a7be5c6
|
Finished synthesis with optimization
|
2019-10-28 17:10:30 -04:00 |
|
Lingjun Zhu
|
b6558714ca
|
Finished synthesis with all memory but no optimization
|
2019-10-28 16:18:11 -04:00 |
|
Lingjun Zhu
|
0b30b3a35f
|
Resolved most connection error, expect QA of rf2_256x19_wm0 in VX_cache_data
|
2019-10-28 15:06:23 -04:00 |
|
Lingjun Zhu
|
50d567d70c
|
Removed unnessary Verilog files, linked memory tech files, having problem with memory instatiation
|
2019-10-28 14:49:55 -04:00 |
|
felsabbagh3
|
557c987bb0
|
Updated files list
|
2019-10-28 14:29:07 -04:00 |
|
felsabbagh3
|
7af6575b97
|
SYN=1
|
2019-10-28 13:57:01 -04:00 |
|
felsabbagh3
|
28ee1d3c36
|
Sucess Synthesis - Finding db
|
2019-10-28 13:52:49 -04:00 |
|
felsabbagh3
|
a8d063e9ad
|
Synthesis Cleanup 1
|
2019-10-28 13:43:12 -04:00 |
|
felsabbagh3
|
88eab9e746
|
Removed dependancy on
|
2019-10-27 22:30:32 -04:00 |
|
felsabbagh3
|
8013708a5b
|
Added fsyn for my synthesis
|
2019-10-27 22:16:57 -04:00 |
|
felsabbagh3
|
1b7f28273b
|
Removed -O3 from makefile
|
2019-10-27 20:34:32 -04:00 |
|