wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2b8435471a05fd9630c53e4a43c913eb029c4d73
kernels/hw/rtl/interfaces
History
Blaise Tine 9f128085d5 scoreboard optimization - using writeback's end-of-packet status
2020-12-30 06:47:56 -08:00
..
VX_alu_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_branch_ctl_if.v
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
VX_cache_core_req_if.v
allowing partial cache request submissions, io bus support broken
2020-12-21 03:53:13 -08:00
VX_cache_core_rsp_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_cache_dram_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_cache_dram_rsp_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_cmt_to_csr_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_commit_if.v
scoreboard optimization - using writeback's end-of-packet status
2020-12-30 06:47:56 -08:00
VX_csr_io_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_csr_io_rsp_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_csr_pipe_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_csr_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_decode_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_fpu_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_fpu_to_csr_if.v
tabs cleanup
2020-11-28 17:08:01 -05:00
VX_gpr_req_if.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpr_rsp_if.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpu_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_ifetch_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_ifetch_rsp_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_join_if.v
optimize warp_sched
2020-08-24 05:36:00 -07:00
VX_lsu_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_mul_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_perf_cache_if.v
adding new performance counters (banks utilization and DRAM bus utilization)
2020-12-22 12:33:45 -08:00
VX_perf_memsys_if.v
adding new performance counters (banks utilization and DRAM bus utilization)
2020-12-22 12:33:45 -08:00
VX_perf_pipeline_if.v
adding new performance counters (banks utilization and DRAM bus utilization)
2020-12-22 12:33:45 -08:00
VX_warp_ctl_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_writeback_if.v
scoreboard optimization - using writeback's end-of-packet status
2020-12-30 06:47:56 -08:00
VX_wstall_if.v
tabs cleanup
2020-11-28 17:08:01 -05:00