Files
kernels/rtl/interfaces/VX_dcache_request_inter.v
2019-09-10 20:23:01 -04:00

19 lines
373 B
Verilog

`include "../VX_define.v"
`ifndef VX_DCACHE_REQ
`define VX_DCACHE_REQ
interface VX_dcache_request_inter ();
wire[31:0] out_cache_driver_in_address[`NT_M1:0];
wire[2:0] out_cache_driver_in_mem_read;
wire[2:0] out_cache_driver_in_mem_write;
wire out_cache_driver_in_valid[`NT_M1:0];
wire[31:0] out_cache_driver_in_data[`NT_M1:0];
endinterface
`endif