Logo
Explore Help
Sign In
wu-arch/kernels
1
0
Fork 0
You've already forked kernels
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
6674e8c44a74dd314c8ce580a68bc4acf0faa38b
kernels/hw
History
Blaise Tine 6674e8c44a cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
..
configs
project directories reorganization
2020-04-14 06:35:20 -04:00
dpi
extending tracing feature for advanced debugging
2021-08-15 05:10:46 -07:00
models/memory
RTL code refactoring
2020-04-19 03:38:00 -04:00
rtl
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
scripts
minor scope analyzer fix
2021-08-13 19:23:57 -07:00
simulate
extending tracing feature for advanced debugging
2021-08-15 05:10:46 -07:00
syn
cache area optimization by disabling BRAM read-during-write bypassing for tag/data stores
2021-08-26 12:27:38 -07:00
unit_tests
minor update
2021-06-22 09:30:36 -07:00
.gitignore
adding dram writeenable support + scheduler bug fixes
2020-05-27 19:00:23 -04:00
Makefile
enabling 128-bit dram bus
2021-04-24 00:31:27 -04:00
Powered by Gitea Version: 1.25.3 Page: 85ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API