This website requires JavaScript.
Explore
Help
Sign In
wu-arch
/
kernels
Watch
1
Star
0
Fork
0
You've already forked kernels
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
c331da5ff75e4ab800c8cedb8954f686360b568f
kernels
/
hw
/
syn
History
Blaise Tine
57143f5889
synthesis optimizations
2021-06-17 16:43:43 -07:00
..
modelsim
code refactoring: DRAM => MEM renaming
2021-04-26 00:58:48 -07:00
opae
synthesis optimizations
2021-06-17 16:43:43 -07:00
quartus
project tests refactoring
2021-06-13 17:42:04 -07:00
synopsys
fix opae build
2020-04-20 12:51:42 -07:00
yosys
scope refactoring: adding modules definitions to VCD trace
2020-10-12 23:26:02 -04:00