wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix doc errors and warnings for memfuzzer

Browse Source
This commit is contained in:
Hansung Kim
2024-11-26 11:49:26 -08:00
parent 9d70370801
commit 33ff495feb
3 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/resources/csrc/SimMemFuzzer.cc
View File

@@ -2,7 +2,6 @@
#include <vpi_user.h> #include <vpi_user.h>
#include <svdpi.h> #include <svdpi.h>
#endif #endif
#include <stdio.h>
#include <stdint.h> #include <stdint.h>
extern "C" void memfuzz_init_rs(int num_lanes); extern "C" void memfuzz_init_rs(int num_lanes);

2
src/main/resources/vsrc/SimMemFuzzer.v
View File

@@ -47,7 +47,7 @@ module SimMemFuzzer #(parameter NUM_LANES = 4) (
input inflight, input inflight,
output finished output finished
); );
// "in": verilog->C, "out": C->verilog // "in": C->verilog, "out": verilog->C
// need to be in ascending order to match with C indexing // need to be in ascending order to match with C indexing
// C array sizes are static, so need to use MAX_NUM_LANES // C array sizes are static, so need to use MAX_NUM_LANES
bit __out_a_ready [0:`MAX_NUM_LANES-1]; bit __out_a_ready [0:`MAX_NUM_LANES-1];

2
src/main/scala/radiance/memory/Coalescing.scala
View File

@@ -2055,7 +2055,7 @@ class MemFuzzer(
val laneNodes = Seq.tabulate(numLanes) { i => val laneNodes = Seq.tabulate(numLanes) { i =>
val clientParam = Seq( val clientParam = Seq(
TLMasterParameters.v1( TLMasterParameters.v1(
name = "MemTraceDriver" + i.toString, name = "MemFuzzer" + i.toString,
sourceId = IdRange(0, numSrcIds) sourceId = IdRange(0, numSrcIds)
// visibility = Seq(AddressSet(0x0000, 0xffffff)) // visibility = Seq(AddressSet(0x0000, 0xffffff))
) )