code refactoring for Vivado compatibility
This commit is contained in:
44
hw/rtl/interfaces/VX_commit_if.sv
Normal file
44
hw/rtl/interfaces/VX_commit_if.sv
Normal file
@@ -0,0 +1,44 @@
|
||||
`ifndef VX_COMMIT_IF
|
||||
`define VX_COMMIT_IF
|
||||
|
||||
`include "VX_define.vh"
|
||||
|
||||
interface VX_commit_if ();
|
||||
|
||||
wire valid;
|
||||
wire [`NW_BITS-1:0] wid;
|
||||
wire [`NUM_THREADS-1:0] tmask;
|
||||
wire [31:0] PC;
|
||||
wire [`NUM_THREADS-1:0][31:0] data;
|
||||
wire [`NR_BITS-1:0] rd;
|
||||
wire wb;
|
||||
wire eop;
|
||||
wire ready;
|
||||
|
||||
modport master (
|
||||
output valid,
|
||||
output wid,
|
||||
output tmask,
|
||||
output PC,
|
||||
output data,
|
||||
output rd,
|
||||
output wb,
|
||||
output eop,
|
||||
input ready
|
||||
);
|
||||
|
||||
modport slave (
|
||||
input valid,
|
||||
input wid,
|
||||
input tmask,
|
||||
input PC,
|
||||
input data,
|
||||
input rd,
|
||||
input wb,
|
||||
input eop,
|
||||
output ready
|
||||
);
|
||||
|
||||
endinterface
|
||||
|
||||
`endif
|
||||
Reference in New Issue
Block a user