allowing partial cache request submissions, io bus support broken
This commit is contained in:
@@ -35,21 +35,6 @@ module VX_core #(
|
||||
output wire [`DSNP_TAG_WIDTH-1:0] snp_rsp_tag,
|
||||
input wire snp_rsp_ready,
|
||||
|
||||
// I/O request
|
||||
output wire [`NUM_THREADS-1:0] io_req_valid,
|
||||
output wire io_req_rw,
|
||||
output wire [`NUM_THREADS-1:0][3:0] io_req_byteen,
|
||||
output wire [`NUM_THREADS-1:0][29:0] io_req_addr,
|
||||
output wire [`NUM_THREADS-1:0][31:0] io_req_data,
|
||||
output wire [`DCORE_TAG_WIDTH-1:0] io_req_tag,
|
||||
input wire io_req_ready,
|
||||
|
||||
// I/O response
|
||||
input wire io_rsp_valid,
|
||||
input wire [31:0] io_rsp_data,
|
||||
input wire [`DCORE_TAG_WIDTH-1:0] io_rsp_tag,
|
||||
output wire io_rsp_ready,
|
||||
|
||||
// CSR I/O request
|
||||
input wire csr_io_req_valid,
|
||||
input wire [11:0] csr_io_req_addr,
|
||||
@@ -117,35 +102,6 @@ module VX_core #(
|
||||
|
||||
//--
|
||||
|
||||
VX_cache_core_req_if #(
|
||||
.NUM_REQS(`DNUM_REQUESTS),
|
||||
.WORD_SIZE(`DWORD_SIZE),
|
||||
.CORE_TAG_WIDTH(`DCORE_TAG_WIDTH),
|
||||
.CORE_TAG_ID_BITS(`DCORE_TAG_ID_BITS)
|
||||
) io_req_if();
|
||||
|
||||
VX_cache_core_rsp_if #(
|
||||
.NUM_REQS(`DNUM_REQUESTS),
|
||||
.WORD_SIZE(`DWORD_SIZE),
|
||||
.CORE_TAG_WIDTH(`DCORE_TAG_WIDTH),
|
||||
.CORE_TAG_ID_BITS(`DCORE_TAG_ID_BITS)
|
||||
) io_rsp_if();
|
||||
|
||||
assign io_req_valid = io_req_if.valid;
|
||||
assign io_req_rw = io_req_if.rw;
|
||||
assign io_req_byteen = io_req_if.byteen;
|
||||
assign io_req_addr = io_req_if.addr;
|
||||
assign io_req_data = io_req_if.data;
|
||||
assign io_req_tag = io_req_if.tag;
|
||||
assign io_req_if.ready = io_req_ready;
|
||||
|
||||
assign io_rsp_if.valid = {{(`NUM_THREADS-1){1'b0}}, io_rsp_valid};
|
||||
assign io_rsp_if.data[0] = io_rsp_data;
|
||||
assign io_rsp_if.tag = io_rsp_tag;
|
||||
assign io_rsp_ready = io_rsp_if.ready;
|
||||
|
||||
//--
|
||||
|
||||
VX_cache_core_req_if #(
|
||||
.NUM_REQS(`DNUM_REQUESTS),
|
||||
.WORD_SIZE(`DWORD_SIZE),
|
||||
@@ -259,11 +215,7 @@ module VX_core #(
|
||||
|
||||
// DRAM
|
||||
.dram_req_if (dram_req_if),
|
||||
.dram_rsp_if (dram_rsp_if),
|
||||
|
||||
// I/O
|
||||
.io_req_if (io_req_if),
|
||||
.io_rsp_if (io_rsp_if)
|
||||
.dram_rsp_if (dram_rsp_if)
|
||||
);
|
||||
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user