wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixed Modelsim build errors

Browse Source
This commit is contained in:
Blaise Tine
2020-03-26 03:56:44 -04:00
parent 9621acff5b
commit 8fd742edd8
1 changed files with 5 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
rtl/VX_alu.v
View File

@@ -25,6 +25,9 @@ module VX_alu(
wire[63:0] mul_data_a, mul_data_b; wire[63:0] mul_data_a, mul_data_b;
wire[63:0] mul_result; wire[63:0] mul_result;
wire[31:0] ALU_in1;
wire[31:0] ALU_in2;
VX_divide #( VX_divide #(
.WIDTHN(32), .WIDTHN(32),
.WIDTHD(32), .WIDTHD(32),
@@ -123,9 +126,6 @@ module VX_alu(
`ifdef SYN_FUNC `ifdef SYN_FUNC
wire which_in2; wire which_in2;
wire[31:0] ALU_in1;
wire[31:0] ALU_in2;
wire[31:0] upper_immed; wire[31:0] upper_immed;
assign which_in2 = in_rs2_src == `RS2_IMMED; assign which_in2 = in_rs2_src == `RS2_IMMED;
@@ -165,9 +165,6 @@ module VX_alu(
`else `else
wire which_in2; wire which_in2;
wire[31:0] ALU_in1;
wire[31:0] ALU_in2;
wire[31:0] upper_immed; wire[31:0] upper_immed;