26 lines
495 B
Verilog
26 lines
495 B
Verilog
`ifndef VX_CSR_REQ_IF
|
|
`define VX_CSR_REQ_IF
|
|
|
|
`include "VX_define.vh"
|
|
|
|
interface VX_csr_req_if ();
|
|
|
|
wire [`NUM_THREADS-1:0] valid;
|
|
wire [`NW_BITS-1:0] warp_num;
|
|
wire [31:0] curr_PC;
|
|
|
|
wire [`CSR_BITS-1:0] csr_op;
|
|
|
|
wire [`CSR_ADDR_SIZE-1:0] csr_addr;
|
|
wire [31:0] csr_mask;
|
|
|
|
wire [`NR_BITS-1:0] rd;
|
|
wire [`WB_BITS-1:0] wb;
|
|
wire is_io;
|
|
|
|
wire ready;
|
|
|
|
endinterface
|
|
|
|
`endif
|