19 lines
270 B
Verilog
19 lines
270 B
Verilog
`ifndef VX_CMT_TO_CSR_IF
|
|
`define VX_CMT_TO_CSR_IF
|
|
|
|
`include "VX_define.vh"
|
|
|
|
interface VX_cmt_to_csr_if ();
|
|
|
|
wire valid;
|
|
|
|
wire [`NW_BITS-1:0] wid;
|
|
|
|
wire [$clog2(`NUM_THREADS+1)-1:0] commit_size;
|
|
|
|
wire has_fflags;
|
|
fflags_t fflags;
|
|
|
|
endinterface
|
|
|
|
`endif |