Logo
Explore Help
Sign In
wu-arch/vortex
1
0
Fork 0
You've already forked vortex
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
6674e8c44a74dd314c8ce580a68bc4acf0faa38b
vortex/hw/rtl/cache
History
Blaise Tine 6674e8c44a cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
..
VX_bank.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_cache_define.vh
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_cache.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_core_req_bank_sel.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_core_rsp_merge.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_data_access.v
cache area optimization by disabling BRAM read-during-write bypassing for tag/data stores
2021-08-26 12:27:38 -07:00
VX_flush_ctrl.v
refactoring cache_config
2021-05-27 14:41:46 -07:00
VX_miss_resrv.v
block ram refactoring (multi-porting supporting and simulation support)
2021-08-26 08:19:44 -07:00
VX_nc_bypass.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
VX_shared_mem.v
cache area optimization by disabling BRAM read-during-write bypassing for tag/data stores
2021-08-26 12:27:38 -07:00
VX_tag_access.v
cache bank area optimization + multi-porting fix for l2/l3 caches
2021-08-28 21:34:06 -07:00
Powered by Gitea Version: 1.25.3 Page: 38ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API