wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b52ace51420dd39d06fb912184ff3395650057b2
vortex/hw/rtl/interfaces
History
Blaise Tine b52ace5142 area optimization bundle
2021-09-05 23:35:44 -07:00
..
VX_alu_req_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_branch_ctl_if.v
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
VX_cmt_to_csr_if.v
area optimization bundle
2021-09-05 23:35:44 -07:00
VX_commit_if.v
scoreboard optimization - using writeback's end-of-packet status
2020-12-30 06:47:56 -08:00
VX_csr_req_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_dcache_req_if.v
minor update
2021-07-20 21:23:31 -07:00
VX_dcache_rsp_if.v
minor update
2021-07-20 21:23:31 -07:00
VX_decode_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_fetch_to_csr_if.v
fetch optimization
2021-08-07 12:57:14 -07:00
VX_fpu_req_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_fpu_to_csr_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_gpr_req_if.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpr_rsp_if.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpu_req_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_ibuffer_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_icache_req_if.v
minor update
2021-07-20 21:23:31 -07:00
VX_icache_rsp_if.v
minor update
2021-07-20 21:23:31 -07:00
VX_ifetch_req_if.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_ifetch_rsp_if.v
minor update
2021-07-17 07:22:16 -07:00
VX_join_if.v
optimize warp_sched
2020-08-24 05:36:00 -07:00
VX_lsu_req_if.v
instruction decode refactoring fixing naming collision
2021-08-29 20:07:34 -07:00
VX_mem_req_if.v
minor update
2021-07-20 21:42:22 -07:00
VX_mem_rsp_if.v
minor update
2021-07-20 21:42:22 -07:00
VX_perf_cache_if.v
perf counters generic size
2021-04-25 21:15:24 -07:00
VX_perf_memsys_if.v
code refactoring: DRAM => MEM renaming
2021-04-26 00:58:48 -07:00
VX_perf_pipeline_if.v
perf counters generic size
2021-04-25 21:15:24 -07:00
VX_warp_ctl_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_writeback_if.v
unused variables refactoring
2021-08-05 01:46:26 -07:00
VX_wstall_if.v
warp scheduler optimization
2021-08-07 23:45:01 -07:00