114 lines
3.7 KiB
Systemverilog
114 lines
3.7 KiB
Systemverilog
// Copyright © 2019-2023
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
`include "VX_platform.vh"
|
|
|
|
`TRACING_OFF
|
|
module VX_mem_rsp_sel #(
|
|
parameter NUM_REQS = 1,
|
|
parameter DATA_WIDTH = 1,
|
|
parameter TAG_WIDTH = 1,
|
|
parameter TAG_SEL_BITS = 0,
|
|
parameter OUT_REG = 0
|
|
) (
|
|
input wire clk,
|
|
input wire reset,
|
|
|
|
// input response
|
|
input wire [NUM_REQS-1:0] rsp_valid_in,
|
|
input wire [NUM_REQS-1:0][DATA_WIDTH-1:0] rsp_data_in,
|
|
input wire [NUM_REQS-1:0][TAG_WIDTH-1:0] rsp_tag_in,
|
|
output wire [NUM_REQS-1:0] rsp_ready_in,
|
|
|
|
// output responses
|
|
output wire rsp_valid_out,
|
|
output wire [NUM_REQS-1:0] rsp_mask_out,
|
|
output wire [NUM_REQS-1:0][DATA_WIDTH-1:0] rsp_data_out,
|
|
output wire [TAG_WIDTH-1:0] rsp_tag_out,
|
|
input wire rsp_ready_out
|
|
);
|
|
`UNUSED_VAR (clk)
|
|
`UNUSED_VAR (reset)
|
|
|
|
localparam LOG_NUM_REQS = `CLOG2(NUM_REQS);
|
|
|
|
if (NUM_REQS > 1) begin
|
|
|
|
wire [LOG_NUM_REQS-1:0] grant_index;
|
|
wire grant_valid;
|
|
wire grant_ready;
|
|
|
|
VX_generic_arbiter #(
|
|
.NUM_REQS (NUM_REQS),
|
|
.LOCK_ENABLE (1),
|
|
.TYPE ("P")
|
|
) arbiter (
|
|
.clk (clk),
|
|
.reset (reset),
|
|
.requests (rsp_valid_in),
|
|
.grant_valid (grant_valid),
|
|
.grant_index (grant_index),
|
|
`UNUSED_PIN (grant_onehot),
|
|
.grant_unlock(grant_ready)
|
|
);
|
|
|
|
reg [NUM_REQS-1:0] rsp_valid_sel;
|
|
reg [NUM_REQS-1:0] rsp_ready_sel;
|
|
wire rsp_ready_unqual;
|
|
|
|
wire [TAG_WIDTH-1:0] rsp_tag_sel = rsp_tag_in[grant_index];
|
|
|
|
always @(*) begin
|
|
rsp_valid_sel = '0;
|
|
rsp_ready_sel = '0;
|
|
|
|
for (integer i = 0; i < NUM_REQS; ++i) begin
|
|
if (rsp_tag_in[i][TAG_SEL_BITS-1:0] == rsp_tag_sel[TAG_SEL_BITS-1:0]) begin
|
|
rsp_valid_sel[i] = rsp_valid_in[i];
|
|
rsp_ready_sel[i] = rsp_ready_unqual;
|
|
end
|
|
end
|
|
end
|
|
|
|
assign grant_ready = rsp_ready_unqual;
|
|
|
|
VX_elastic_buffer #(
|
|
.DATAW (NUM_REQS + TAG_WIDTH + (NUM_REQS * DATA_WIDTH)),
|
|
.SIZE (`OUT_REG_TO_EB_SIZE(OUT_REG)),
|
|
.OUT_REG (`OUT_REG_TO_EB_REG(OUT_REG))
|
|
) out_buf (
|
|
.clk (clk),
|
|
.reset (reset),
|
|
.valid_in (grant_valid),
|
|
.data_in ({rsp_valid_sel, rsp_tag_sel, rsp_data_in}),
|
|
.ready_in (rsp_ready_unqual),
|
|
.valid_out (rsp_valid_out),
|
|
.data_out ({rsp_mask_out, rsp_tag_out, rsp_data_out}),
|
|
.ready_out (rsp_ready_out)
|
|
);
|
|
|
|
assign rsp_ready_in = rsp_ready_sel;
|
|
|
|
end else begin
|
|
|
|
assign rsp_valid_out = rsp_valid_in;
|
|
assign rsp_mask_out = 1'b1;
|
|
assign rsp_tag_out = rsp_tag_in;
|
|
assign rsp_data_out = rsp_data_in;
|
|
assign rsp_ready_in = rsp_ready_out;
|
|
|
|
end
|
|
|
|
endmodule
|
|
`TRACING_ON
|