wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
d5fa82f5e4d451386a2bb8097050363b5f7df303
vortex/hw/rtl
History
Blaise Tine d5fa82f5e4 cache req datapath optimizations
2020-12-08 02:58:08 -08:00
..
cache
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
fp_cores
register file refactoring
2020-12-05 01:40:50 -08:00
interfaces
register file refactoring
2020-12-05 01:40:50 -08:00
libs
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
tex_unit
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
.DS_Store
project directories reorganization
2020-04-14 06:35:20 -04:00
.gitignore
fix opae build
2020-04-20 12:51:42 -07:00
Vortex.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_alu_unit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_cluster.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_commit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_config.vh
minor update
2020-12-06 22:55:17 -08:00
VX_core.v
data/dram bus refactoring
2020-12-06 03:37:22 -08:00
VX_csr_arb.v
CSR IO's critical path elimination
2020-12-06 16:07:36 -08:00
VX_csr_data.v
tabs cleanup
2020-11-28 17:08:01 -05:00
VX_csr_io_arb.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_csr_unit.v
CSR IO's critical path elimination
2020-12-06 16:07:36 -08:00
VX_databus_arb.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_dcache_arb.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_decode.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_define.vh
minor update
2020-12-06 22:55:17 -08:00
VX_execute.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_fetch.v
scope fixes
2020-10-13 08:44:55 -07:00
VX_fpu_unit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpr_ram.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpr_stage.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_gpu_unit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_ibuffer.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_icache_stage.v
RAM blocks inference fixes
2020-11-30 14:02:47 -08:00
VX_instr_demux.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_ipdom_stack.v
RAM blocks inference fixes
2020-11-30 14:02:47 -08:00
VX_issue.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_lsu_unit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_mem_arb.v
cache req datapath optimizations
2020-12-08 02:58:08 -08:00
VX_mem_unit.v
minor update
2020-12-06 22:55:17 -08:00
VX_mul_unit.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_pipeline.v
adding input buffering to bus arbiters to reduce backpressure delay propagation
2020-12-05 17:31:29 -08:00
VX_platform.vh
fixed DRAM response backpressure inside Cache
2020-11-10 05:24:57 -08:00
VX_print_instr.vh
optimize warp_sched
2020-08-24 05:36:00 -07:00
VX_scope.vh
cache refactoring (fixed redundant fill requests, merged fill and writeback queues), optimized priority encoder, fixed crs cycles count
2020-11-02 01:50:12 -08:00
VX_scoreboard.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_types.vh
scope refactoring: adding modules definitions to VCD trace
2020-10-12 23:26:02 -04:00
VX_warp_sched.v
register file refactoring
2020-12-05 01:40:50 -08:00
VX_writeback.v
register file refactoring
2020-12-05 01:40:50 -08:00