Fix bugs in Sicore

2024-12-31 09:28:33 +08:00
parent b4cb98d8a9
commit c5eba63085
165 changed files with 645 additions and 650 deletions
--- a/target/streams/compile/_global/_global/compileOutputs/previous
+++ b/target/streams/compile/_global/_global/compileOutputs/previous
@ -1 +1 @@
-["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$delayedInit$body.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/ImemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/DmemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/ImemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Core.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Core$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Memory.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Memory$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/DmemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/zinc/inc_compile_2.13.zip"]]
+["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$delayedInit$body.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Core$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/ImemPortIo.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Consts$.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/DmemPortIo.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Instructions$.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/ImemPortIo.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Core.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Core.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Core$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Memory.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Consts.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Memory$$anon$1.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/DmemPortIo.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Memory.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Instructions.class","/home/gh0s7/project/ddca/micore/target/scala-2.13/zinc/inc_compile_2.13.zip"]]
--- a/target/streams/compile/compileIncremental/_global/streams/out
+++ b/target/streams/compile/compileIncremental/_global/streams/out
--- a/target/streams/compile/exportedProductJars/_global/streams/export
+++ b/target/streams/compile/exportedProductJars/_global/streams/export
@ -1 +1 @@
-/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/-name-_2.13-0.1.0.jar
+/home/gh0s7/project/ddca/micore/target/scala-2.13/-name-_2.13-0.1.0.jar
--- a/target/streams/compile/exportedProducts/_global/streams/export
+++ b/target/streams/compile/exportedProducts/_global/streams/export
@ -1 +1 @@
-/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes
+/home/gh0s7/project/ddca/micore/target/scala-2.13/classes
--- a/target/streams/compile/incOptions/_global/streams/out
+++ b/target/streams/compile/incOptions/_global/streams/out
@ -1,11 +1,11 @@
-[0m[[0m[0mdebug[0m] [0m[0mCreated transactional ClassFileManager with tempDir = /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes.bak[0m
+[0m[[0m[0mdebug[0m] [0m[0mCreated transactional ClassFileManager with tempDir = /home/gh0s7/project/ddca/micore/target/scala-2.13/classes.bak[0m
 [0m[[0m[0mdebug[0m] [0m[0mAbout to delete class files:[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mWe backup class files:[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mRegistering generated classes:[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0mRemoving the temporary directory used for backing up class files: /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes.bak[0m
+[0m[[0m[0mdebug[0m] [0m[0mRemoving the temporary directory used for backing up class files: /home/gh0s7/project/ddca/micore/target/scala-2.13/classes.bak[0m
--- a/target/streams/compile/packageBin/_global/streams/inputs
+++ b/target/streams/compile/packageBin/_global/streams/inputs
@ -1 +1 @@
-175918183
+160837087
--- a/target/streams/compile/packageBin/_global/streams/out
+++ b/target/streams/compile/packageBin/_global/streams/out
@ -1,57 +1,73 @@
-[0m[[0m[0mdebug[0m] [0m[0mPackaging /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
+[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/gh0s7/project/ddca/micore/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
 [0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GcdInputBundle.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GcdInputBundle.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GcdOutputBundle.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GcdOutputBundle.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/DecoupledGcd.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/DecoupledGcd.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GCD.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GCD$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GCD$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/gcd/GCD$delayedInit$body.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Consts$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Consts$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Consts.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Consts.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Instructions$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Instructions$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Instructions.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/common/Instructions.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Core.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Core$$anon$1.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/DmemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/DmemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	sicore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore[0m
 [0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/sicore/TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/Core.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Core.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/DmemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/DmemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	sicore/Memory$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/project/ddca/micore/target/scala-2.13/classes/sicore/Memory$$anon$1.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
--- a/target/streams/compile/packageBin/_global/streams/output
+++ b/target/streams/compile/packageBin/_global/streams/output
@ -1 +1 @@
-1359482768
+1488086236