wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Rename useVxCache

Browse Source
This commit is contained in:
Hansung Kim
2023-10-13 14:23:24 -07:00
parent 304ea362d0
commit 355fedd79d
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
generators/chipyard/src/main/scala/config/RocketConfigs.scala
View File

@@ -36,20 +36,21 @@ class WithRadBootROM(address: BigInt = 0x10000, size: Int = 0x10000, hang: BigIn
}) })
class RadianceConfig extends Config( class RadianceConfig extends Config(
new freechips.rocketchip.subsystem.WithRadianceCores(use_vx_cache = false) ++ new freechips.rocketchip.subsystem.WithRadianceCores(1, useVxCache = false) ++
new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ new freechips.rocketchip.subsystem.WithCoherentBusTopology ++
// new freechips.rocketchip.subsystem.WithNoMemPort ++ // new freechips.rocketchip.subsystem.WithNoMemPort ++
// new testchipip.WithSbusScratchpad(banks=2) ++ // new testchipip.WithSbusScratchpad(banks=2) ++
// new testchipip.WithMbusScratchpad(banks=2) ++ // new testchipip.WithMbusScratchpad(banks=2) ++
new WithExtMemSize(BigInt("80000000", 16)) ++ new WithExtMemSize(BigInt("80000000", 16)) ++
new WithRadBootROM() ++ new WithRadBootROM() ++
// new testchipip.WithMbusScratchpad(base=0x7FFF0000L, size=0x10000, banks=1) ++
new WithRadROMs(0x7FFF0000L, 0x10000, "sims/vcs/args.bin") ++ new WithRadROMs(0x7FFF0000L, 0x10000, "sims/vcs/args.bin") ++
new WithRadROMs(0x20000L, 0x8000, "sims/vcs/op_a.bin") ++ new WithRadROMs(0x20000L, 0x8000, "sims/vcs/op_a.bin") ++
new WithRadROMs(0x28000L, 0x8000, "sims/vcs/op_b.bin") ++ new WithRadROMs(0x28000L, 0x8000, "sims/vcs/op_b.bin") ++
new AbstractConfig) new AbstractConfig)
class RadianceConfigVortexCache extends Config( class RadianceConfigVortexCache extends Config(
new freechips.rocketchip.subsystem.WithRadianceCores(use_vx_cache = true) ++ new freechips.rocketchip.subsystem.WithRadianceCores(1, useVxCache = true) ++
new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ new freechips.rocketchip.subsystem.WithCoherentBusTopology ++
// new freechips.rocketchip.subsystem.WithNoMemPort ++ // new freechips.rocketchip.subsystem.WithNoMemPort ++
// new testchipip.WithSbusScratchpad(banks=2) ++ // new testchipip.WithSbusScratchpad(banks=2) ++