wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Don't punch out uart2tsi debug io

Browse Source
This commit is contained in:
Jerry Zhao
2023-12-26 09:39:08 -08:00
parent 902d33ebd1
commit 77c3b65fc9
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
fpga/src/main/scala/arty100t/HarnessBinders.scala
View File

@@ -25,11 +25,11 @@ import testchipip._
class WithArty100TUARTTSI extends HarnessBinder({ class WithArty100TUARTTSI extends HarnessBinder({
case (th: HasHarnessInstantiators, port: UARTTSIPort) => { case (th: HasHarnessInstantiators, port: UARTTSIPort) => {
val ath = th.asInstanceOf[LazyRawModuleImp].wrapper.asInstanceOf[Arty100THarness] val ath = th.asInstanceOf[LazyRawModuleImp].wrapper.asInstanceOf[Arty100THarness]
val harnessIO = IO(chiselTypeOf(port.io)).suggestName("uart_tsi") val harnessIO = IO(new UARTPortIO(port.io.uartParams)).suggestName("uart_tsi")
harnessIO <> port.io harnessIO <> port.io.uart
val packagePinsWithPackageIOs = Seq( val packagePinsWithPackageIOs = Seq(
("A9" , IOPin(harnessIO.uart.rxd)), ("A9" , IOPin(harnessIO.rxd)),
("D10", IOPin(harnessIO.uart.txd))) ("D10", IOPin(harnessIO.txd)))
packagePinsWithPackageIOs foreach { case (pin, io) => { packagePinsWithPackageIOs foreach { case (pin, io) => {
ath.xdc.addPackagePin(io, pin) ath.xdc.addPackagePin(io, pin)
ath.xdc.addIOStandard(io, "LVCMOS33") ath.xdc.addIOStandard(io, "LVCMOS33")