wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix FireSim UARTBridge

Browse Source
This commit is contained in:
Jerry Zhao
2023-10-06 17:55:14 -07:00
parent a4cb114657
commit b949324d5a
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/firechip/src/main/scala/BridgeBinders.scala
View File

@@ -86,7 +86,7 @@ class WithNICBridge extends HarnessBinder({
class WithUARTBridge extends HarnessBinder({
case (th: FireSim, port: UARTPort) =>
val uartSyncClock = th.harnessClockInstantiator.requestClockMHz("uart_clock", port.freqMHz)
UARTBridge(uartSyncClock, port.io, th.harnessBinderReset.asBool)(th.p)
UARTBridge(uartSyncClock, port.io, th.harnessBinderReset.asBool, port.freqMHz)(th.p)
})
class WithBlockDeviceBridge extends HarnessBinder({