abejgonzalez
|
44b1412c5e
|
clarify hwacha=rocc | alternative clarification
|
2019-06-25 09:22:06 -07:00 |
|
abejgonzalez
|
9fc0b9393c
|
more clarity on defaults
|
2019-06-24 14:32:49 -07:00 |
|
abejgonzalez
|
b3eeb70045
|
clarifications
|
2019-06-24 09:37:05 -07:00 |
|
abejgonzalez
|
c61713d807
|
removed extra core in names | misc cleanup
|
2019-06-24 09:37:05 -07:00 |
|
abejgonzalez
|
5f19697618
|
first attempt at explaining heter systems
|
2019-06-24 09:37:05 -07:00 |
|
abejgonzalez
|
b556bee0b9
|
rename to "Chipyard"
|
2019-06-23 22:47:23 -07:00 |
|
abejgonzalez
|
3a1dbf8983
|
make sure code blocks appear
|
2019-05-28 23:04:53 -07:00 |
|
abejgonzalez
|
194dd1917a
|
add initial setup instructions
|
2019-05-28 22:48:40 -07:00 |
|
abejgonzalez
|
c160f597b7
|
spelling check | better heading for accelerators
|
2019-05-27 19:07:55 -07:00 |
|
Abraham Gonzalez
|
3b14ac8706
|
minor fixes to links | misc cleanup
|
2019-05-27 17:11:10 -07:00 |
|
abejgonzalez
|
0f34247378
|
add section on where to find verilog
|
2019-05-27 15:51:25 -07:00 |
|
abejgonzalez
|
dde22a969b
|
add more to docs | 1st spelling pass | more links | proper formatting
|
2019-05-27 15:29:09 -07:00 |
|
alonamid
|
7e1365f142
|
more docs skeleton
|
2019-05-17 14:33:58 -07:00 |
|
alonamid
|
e0aed90714
|
subtitles
|
2019-05-16 00:45:46 -07:00 |
|
alonamid
|
d091fe8b22
|
fix docs
|
2019-05-16 00:41:33 -07:00 |
|
alonamid
|
f5c191871d
|
more docs
|
2019-05-16 00:26:32 -07:00 |
|
alonamid
|
86e2e5c458
|
docs theme
|
2019-05-14 22:53:04 -07:00 |
|
alonamid
|
2ca18a4408
|
docs
|
2019-05-14 22:44:54 -07:00 |
|
alonamid
|
04c5fcf350
|
readthedocs fix
|
2019-05-14 22:16:29 -07:00 |
|
alonamid
|
319d2fedf7
|
more docs
|
2019-03-16 00:15:02 -07:00 |
|
alonamid
|
49ab106b9e
|
docs placeholder
|
2019-03-12 14:30:38 -07:00 |
|
alonamid
|
4d62a2b215
|
docs placeholder
|
2019-03-12 14:30:38 -07:00 |
|