Hansung Kim 8b9fee03bb vlsi: Add make_syn_f.sh to VLSI_RTL target ...

This script appends Vortex verilog sources & reorders compilation order to
synthesis input config.

2024-07-30 08:05:32 -07:00

6.8 KiB

Raw Blame History

View Raw