Harrison Liew 2680f552cf [skip ci] trying ENABLE_CUSTOM_FIRRTL_PASS=1 for Yosys, clarify init script for private tech plugins

2023-02-06 12:31:39 -08:00

..

_static

Run pre-commit on all files

2022-12-21 15:59:46 -08:00

Advanced-Concepts

Run pre-commit on all files

2022-12-21 15:59:46 -08:00

Chipyard-Basics

Makefile fixes, but sim still doesn't work

2023-02-06 12:29:29 -08:00

Customization

Sync docs with CIRCT changes (#1312)

2023-01-17 16:14:09 -08:00

Generators

Run pre-commit on all files

2022-12-21 15:59:46 -08:00

Prototyping

Run pre-commit on all files

2022-12-21 15:59:46 -08:00

Simulation

Sync docs with CIRCT changes (#1312)

2023-01-17 16:14:09 -08:00

Software

Add brief text on spike-as-a-tile to docs:

2023-01-17 11:07:28 -08:00

TileLink-Diplomacy-Reference

Run pre-commit on all files

2022-12-21 15:59:46 -08:00

Tools

Update Barstools.rst

2021-04-06 10:02:47 +05:30

VLSI

[skip ci] trying ENABLE_CUSTOM_FIRRTL_PASS=1 for Yosys, clarify init script for private tech plugins

2023-02-06 12:31:39 -08:00

.gitignore

[docs] gitignore build files

2019-09-08 15:45:21 -07:00

conf.py

Update conf.py

2022-10-06 12:53:19 -05:00

index.rst

Update all

2022-02-15 09:13:40 -08:00

Makefile

[docs/ci] cleanup docs and add ci to check it (#485)

2020-03-17 10:48:18 -07:00