Commit Graph

27 Commits

Author SHA1 Message Date
Xandy Liu
1595ff08e2 PERF pipeline stalls and cache 2020-12-08 01:14:41 -05:00
Blaise Tine
0d0706411d CSR IO's critical path elimination 2020-12-06 16:07:36 -08:00
Blaise Tine
13a5370254 register file refactoring 2020-12-05 01:40:50 -08:00
Blaise Tine
b677f724aa Use skid buffer on CSR IO bus to stop backpressure delay propagation into csr_unit 2020-12-01 12:37:15 -08:00
Blaise Tine
74c9e9ad1f minor update 2020-12-01 10:42:14 -08:00
Blaise Tine
f9d98c5a2b fixed bank_core_req_arb critical path. 2020-12-01 08:47:52 -08:00
Blaise Tine
5758ef9ebf generic_register reset network optimization 2020-11-29 18:41:36 -08:00
Blaise Tine
457f831435 fixed scoreboard stall 2020-11-28 03:14:20 -05:00
Blaise Tine
461be0880d fixed FPU-CSR data dependence 2020-11-25 09:05:38 -08:00
Blaise Tine
34b650be94 fixed shared memory addressing critical path, fixed VX_fp_noncomp output bug 2020-11-17 00:27:24 -08:00
Blaise Tine
b14007f930 pipeline optimization: fixed GPR fanout delay to execute units 2020-11-07 02:01:21 -08:00
Blaise Tine
5be1d85648 cache refactoring (fixed redundant fill requests, merged fill and writeback queues), optimized priority encoder, fixed crs cycles count 2020-11-02 01:50:12 -08:00
Blaise Tine
32da50816f scope refactoring: adding modules definitions to VCD trace 2020-10-12 23:26:02 -04:00
Blaise Tine
f6f95e0c46 mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL 2020-09-19 14:45:42 -04:00
Blaise Tine
49b86c4b2a SCOPE update 2020-09-05 10:52:59 -07:00
Blaise Tine
ee81e81818 adding using serial divider to save area cost 2020-08-25 02:29:27 -07:00
Blaise Tine
57971f6c76 decode op_mod optimization 2020-08-24 02:55:14 -07:00
Blaise Tine
f292e5003d quartus build fixes 2020-08-23 22:04:46 -07:00
Blaise Tine
0b355f228e ibuffer addition 2020-08-22 00:22:04 -07:00
Blaise Tine
6c12391338 pipeline refactoring - fmax >= 222 mhz 2020-08-14 21:50:14 -07:00
Blaise Tine
c9755a0c48 lkg build with pipeline + FPU fixes 2020-07-31 09:29:44 -04:00
Blaise Tine
8976100025 floating point support fixes 2020-07-28 04:19:46 -04:00
Blaise Tine
e0a9089647 floating point support fixes 2020-07-27 16:01:56 -04:00
Blaise Tine
7c86b68977 pipeline refactoring: centralized issue buffer 2020-07-26 11:21:08 -04:00
Blaise Tine
1f63f9da25 new fpu implementation 2020-07-24 00:00:37 -04:00
Blaise Tine
75e3c31b56 fpu implementation (part1) 2020-07-23 03:18:09 -07:00
Blaise Tine
dc7efbcfb4 pipeline refactoring 2020-07-21 05:22:47 -04:00