wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add new opcodes for tensor-core DMA

Browse Source
This commit is contained in:
Hansung Kim
2024-06-12 09:52:18 -07:00
parent 5b4d34864f
commit 5a79d7ff79
2 changed files with 13 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/radiance/tile/GemminiTile.scala
View File

@@ -241,6 +241,18 @@ class GemminiTileModuleImp(outer: GemminiTile) extends BaseTileModuleImp(outer)
ciscInstT.Lit(_.inst -> 0x1020b07b.U, _.rs1 -> 0x1.U, _.rs2 -> x"0_000002e0".U)
))
}
is (12.U) { // test: DMA for tensor core
ciscInst := microcodeEntry(Seq(boundsInst,
ciscInstT.Lit(_.inst -> 0x3020b07b.U, _.rs1 -> (spadQuartile * 0).U, _.rs2 -> (spadQuartile * 1).U),
ciscInstT.Lit(_.inst -> 0x1020b07b.U, _.rs1 -> 0x1.U, _.rs2 -> x"0_000002e0".U)
))
}
is (13.U) { // test: DMA for tensor core
ciscInst := microcodeEntry(Seq(boundsInst,
ciscInstT.Lit(_.inst -> 0x3020b07b.U, _.rs1 -> (spadQuartile * 2).U, _.rs2 -> (spadQuartile * 3).U),
ciscInstT.Lit(_.inst -> 0x1020b07b.U, _.rs1 -> 0x1.U, _.rs2 -> x"0_000002e0".U)
))
}
is (16.U) {
ciscInst := microcodeEntry(Seq(
ciscInstT.Lit(_.inst -> 0x0020b07b.U, _.rs1 -> x"3f800000_00080101".U, _.rs2 -> 0.U),

2
src/main/scala/radiance/tile/RadianceTile.scala
View File

@@ -22,7 +22,7 @@ import radiance.memory._
import radiance.subsystem.{GPUMemParams, GPUMemory, RadianceSimArgs}
/** For determining radiance core id. This may be different from
* RadianceTileParams.coreId, when a cluster contains non-core tiles */
* RadianceTileParams.tileId, when a cluster contains non-core tiles */
case object NumRadianceCores extends Field[Int](0)
case class RadianceTileParams(