759b96bcef6f410ed3e43e16115304aa70659bb0
Upstream got a change that defines L1_ENABLE when {I,D}CACHE_ENABLE is
defined, which they are by default. It also define-gates some of the
ibuffer code with L1_ENABLE which breaks the sim. Explicitly defining
these flags prevent this from happening.
Description
No description provided
Languages
Scala
91.6%
C++
3.9%
Verilog
3.6%
Makefile
0.9%