Hansung Kim df0c2ba89f Flip lookup signal flow
'ready' is now an input port that an external module uses to initiate
lookup, and 'valid' and 'bits' send the match result and table entry
back to the outside.  So far that's similar to a dequeue, but since we
also need to receive a sourceId key for the lookup, make a new input
port alongside the r/v interface.  Feels a little hacky but works for
now.
2023-03-10 19:15:08 -08:00
2023-03-10 19:15:08 -08:00
Description
No description provided
1.2 MiB
Languages
Scala 91.6%
C++ 3.9%
Verilog 3.6%
Makefile 0.9%