wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

RTL code refactoring

Browse Source
This commit is contained in:
Blaise Tine
2020-04-20 13:52:24 -04:00
parent 94e4f056db
commit 1a2823da0d
31 changed files with 253 additions and 260 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
hw/rtl/pipe_regs/VX_d_e_reg.v
View File

@@ -1,16 +1,16 @@
`include "../VX_define.vh"
module VX_d_e_reg (
input wire clk,
input wire clk,
input wire reset,
input wire in_branch_stall,
input wire in_freeze,
input wire branch_stall_i,
input wire freeze_i,
VX_frE_to_bckE_req_if frE_to_bckE_req_if,
VX_frE_to_bckE_req_if bckE_req_if
);
wire stall = in_freeze;
wire flush = (in_branch_stall == `STALL);
wire stall = freeze_i;
wire flush = (branch_stall_i == `STALL);
VX_generic_register #(
.N(233 + `NW_BITS-1 + 1 + `NUM_THREADS)

8
hw/rtl/pipe_regs/VX_f_d_reg.v
View File

@@ -1,9 +1,9 @@
`include "../VX_define.vh"
module VX_f_d_reg (
input wire clk,
input wire reset,
input wire in_freeze,
input wire clk,
input wire reset,
input wire freeze_i,
VX_inst_meta_if fe_inst_meta_fd,
VX_inst_meta_if fd_inst_meta_de
@@ -11,7 +11,7 @@ module VX_f_d_reg (
);
wire flush = 1'b0;
wire stall = in_freeze == 1'b1;
wire stall = freeze_i == 1'b1;
VX_generic_register #( .N(64+`NW_BITS-1+1+`NUM_THREADS) ) f_d_reg (
.clk (clk),

8
hw/rtl/pipe_regs/VX_i_d_reg.v
View File

@@ -1,9 +1,9 @@
`include "../VX_define.vh"
module VX_i_d_reg (
input wire clk,
input wire reset,
input wire in_freeze,
input wire clk,
input wire reset,
input wire freeze_i,
VX_inst_meta_if fe_inst_meta_fd,
VX_inst_meta_if fd_inst_meta_de
@@ -11,7 +11,7 @@ module VX_i_d_reg (
);
wire flush = 1'b0;
wire stall = in_freeze == 1'b1;
wire stall = freeze_i == 1'b1;
VX_generic_register #( .N( 64 + `NW_BITS-1 + 1 + `NUM_THREADS ) ) i_d_reg (