wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add (unconnected) FPU perf counters

Browse Source 
mainly for debugging
This commit is contained in:
Hansung Kim
2024-04-29 15:20:55 -07:00
parent 100fbbc048
commit 9a688a05b1
2 changed files with 19 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
hw/rtl/core/VX_fpu_unit.sv
View File

@@ -85,6 +85,25 @@ module VX_fpu_unit import VX_fpu_pkg::*; #(
wire execute_fire = execute_if[block_idx].valid && execute_if[block_idx].ready;
wire fpu_rsp_fire = fpu_rsp_valid && fpu_rsp_ready;
reg [63:0] perf_execute_fires;
reg [63:0] perf_execute_valids;
reg [63:0] perf_fpu_req_valids;
reg [63:0] perf_fpu_req_readys;
always @(posedge clk) begin
if (reset) begin
perf_execute_fires <= '0;
perf_execute_valids <= '0;
perf_fpu_req_valids <= '0;
perf_fpu_req_readys <= '0;
end else begin
perf_execute_fires <= perf_execute_fires + 64'(execute_fire);
perf_execute_valids <= perf_execute_valids + 64'(execute_if[block_idx].valid);
perf_fpu_req_valids <= perf_fpu_req_valids + 64'(fpu_req_valid);
perf_fpu_req_readys <= perf_fpu_req_readys + 64'(fpu_req_ready);
end
end
VX_index_buffer #(
.DATAW (`UUID_WIDTH + `NW_WIDTH + NUM_LANES + `XLEN + `NR_BITS + PID_WIDTH + 1 + 1),
.SIZE (`FPUQ_SIZE)

3
hw/rtl/core/VX_operands_dup.sv
View File

@@ -31,9 +31,6 @@ module VX_operands_dup import VX_gpu_pkg::*; #(
localparam RAM_ADDRW = `LOG2UP(`NUM_REGS * ISSUE_RATIO);
for (genvar i = 0; i < `ISSUE_WIDTH; ++i) begin
// NOTE(hansung): toggle_buffer is 1-reg pipe without flow, halving
// throughput. Wouldn't this cap overall IPC? Or OK as long as
// ISSUE_WIDTH > 1?
VX_stream_buffer #(
.DATAW (DATAW)
) staging_buffer (