wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Generate define overrides based on env vars for C and Verilog.

Browse Source 
gen_config.py has two main jobs. First it parses env vars for anything starting with V_ and treats this as an override define. These defines are inserted into the emitted .h and .v headers with correct syntax for C and Verilog preprocessors, respectively. Second, it translates VX_define.v including all conditional definition rules into a C header. This way, all values defined in VX_define.v can also be referenced in corresponding runtime or Verilator code.
This commit is contained in:
wgulian3
2020-03-26 04:05:23 -04:00
parent 123fb17723
commit f126a23114
7 changed files with 408 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
runtime/Makefile Normal file
View File

@@ -0,0 +1,6 @@
.PHONY: build_config
build_config:
../rtl/gen_config.py --outv none --outc ./config.h