Commit Graph

54 Commits

Author SHA1 Message Date
Blaise Tine
ae7b01405c CI minor update 2024-02-08 14:10:00 -08:00
Blaise Tine
d13c5f2986 hw unit tests fixes 2023-11-05 18:51:31 -08:00
Blaise Tine
d47cccc157 Vortex 2.0 changes:
+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes
2023-10-19 20:51:22 -07:00
Blaise Tine
a06812f93f minor updates 2022-02-01 22:51:33 -05:00
Blaise Tine
d48f1c1c5f minor updates 2022-02-01 06:53:31 -05:00
Blaise Tine
e3e2609f7e adding unit test for vx_malloc 2022-01-30 05:57:18 -05:00
Blaise Tine
b741807f8c using ramulator dram simulator 2021-12-06 01:22:45 -05:00
Blaise Tine
189cec3ca2 minor update 2021-12-01 10:36:50 -05:00
Blaise Tine
092ff42ab4 simx multicore fix 2021-12-01 00:12:16 -05:00
Blaise Tine
41d7e6c63a cummulative fixes, RTL uuid trace, texture unit fixes, simx timing fixes 2021-11-30 07:08:15 -05:00
Blaise Tine
18762dffce fixes: texture unit mem access sometimes going to smem, bilinear texture filtering; new: cache req_id, 2021-11-24 00:00:17 -05:00
Blaise Tine
67a76155b1 minor update 2021-10-19 01:46:36 -04:00
Blaise Tine
b529f538b8 Makefile updates 2021-10-17 10:52:07 -07:00
Blaise Tine
58a2140b92 merge update 2021-10-15 19:58:13 -07:00
Blaise Tine
e380ded5e1 Merge branch 'master' into graphics 2021-10-15 19:32:11 -07:00
Blaise Tine
549629440d minor update 2021-10-11 17:11:36 -04:00
Blaise Tine
18c1dc2f0e fixed interface modports 2021-09-28 02:42:04 -07:00
Blaise Tine
9f34b2944c code refactoring for Vivado, sv2v, and yosys compatibility 2021-09-27 08:55:10 -04:00
Blaise Tine
0dfdf6cd4d Merge branch 'master' of https://github.gatech.edu/casl/Vortex 2021-09-10 06:03:32 -04:00
Blaise Tine
18172fa611 AXI memory bus support 2021-09-10 01:36:01 -07:00
Blaise Tine
170c5d0c8a regression script update 2021-09-08 23:22:50 -04:00
Blaise Tine
c06efbf480 minor update 2021-09-07 23:47:41 -07:00
Blaise Tine
53c8cddccf LKG build - minor update 2021-08-30 10:25:52 -07:00
Blaise Tine
90b50277d0 cache multi-porting fixes + optimization 2021-08-29 18:33:49 -07:00
Blaise Tine
12b8b4af24 minor updates 2021-08-28 15:21:40 -07:00
Blaise Tine
cc259f60f6 minor update 2021-08-11 15:39:21 -07:00
Blaise Tine
90fa9eee7d minor update 2021-08-08 18:35:05 -07:00
Blaise Tine
7b921387bc Merge branch 'master' into graphics 2021-08-02 23:57:53 -07:00
Blaise Tine
91d4419fae new regression tests 2021-08-02 16:05:33 -07:00
Blaise Tine
bb1ceffadd rebase master update 2021-07-30 21:03:14 -07:00
Blaise Tine
6f0b5865e2 minor update 2021-07-25 02:35:34 -07:00
Blaise Tine
152d807301 parallelizing continious integration 2021-07-20 12:12:11 -07:00
Blaise Tine
5c40422e4f dcache response bus optimization 2021-07-12 10:14:48 -07:00
Blaise Tine
d2f9c66840 minor update 2021-06-29 03:50:01 -07:00
Blaise Tine
e8c01e18d8 regression fixes 2021-06-29 04:32:32 -04:00
Blaise Tine
1ea738ed26 lkg build 2021-06-25 16:28:10 -07:00
Blaise Tine
2372067817 minor update 2021-06-22 09:30:36 -07:00
Blaise Tine
cadff791ab test layout fixes 2021-06-13 17:59:06 -07:00
Blaise Tine
03406c0a3f project tests refactoring 2021-06-13 17:42:04 -07:00
Blaise Tine
3071fb7a29 adding support for non-cacheable memory addressing 2021-06-06 13:35:55 -07:00
Blaise Tine
df7d91d690 more testing 2021-05-26 15:29:39 -07:00
Blaise Tine
9b120e3bb4 minor update 2021-05-24 20:05:36 -07:00
Blaise Tine
c81b1173b8 minor update 2021-05-24 18:20:46 -07:00
Blaise Tine
6107bf8247 minor fix 2021-05-04 11:05:07 -07:00
Blaise Tine
bac53e4ae1 minor update 2021-05-02 11:05:49 -07:00
Blaise Tine
d504adb236 afu mem controller refactoring 2021-05-01 08:39:52 -07:00
Blaise Tine
95f057bc2e fpga build refactoring 2021-04-29 06:17:28 -07:00
Blaise Tine
8410c49f53 code refactoring: DRAM => MEM renaming 2021-04-26 00:58:48 -07:00
Blaise Tine
4cb98a25a7 enabling 128-bit dram bus 2021-04-24 00:31:27 -04:00
Blaise Tine
41413a51ba testing no-shared memory mode 2021-04-01 12:37:40 -07:00