Blaise Tine
|
4e1007e5b2
|
scope refactoring
|
2020-10-03 18:53:21 -04:00 |
|
Blaise Tine
|
f6f95e0c46
|
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
|
2020-09-19 14:45:42 -04:00 |
|
Blaise Tine
|
31ffbe0d6a
|
clean up 'stage_1_cycles' from cache
|
2020-09-01 03:39:03 -07:00 |
|
Blaise Tine
|
0b355f228e
|
ibuffer addition
|
2020-08-22 00:22:04 -07:00 |
|
Blaise Tine
|
6c12391338
|
pipeline refactoring - fmax >= 222 mhz
|
2020-08-14 21:50:14 -07:00 |
|
Blaise Tine
|
31ee824862
|
merged fpu_port branch
|
2020-07-31 17:13:22 -04:00 |
|
Blaise Tine
|
4bdab8903e
|
merge
|
2020-07-31 16:49:59 -04:00 |
|
Blaise Tine
|
7c86b68977
|
pipeline refactoring: centralized issue buffer
|
2020-07-26 11:21:08 -04:00 |
|
Blaise Tine
|
1f63f9da25
|
new fpu implementation
|
2020-07-24 00:00:37 -04:00 |
|
Blaise Tine
|
dc7efbcfb4
|
pipeline refactoring
|
2020-07-21 05:22:47 -04:00 |
|
Blaise Tine
|
25f66e6490
|
pipeline refactoring
|
2020-07-19 05:03:47 -04:00 |
|
trmontgomery
|
ed3a0cfa4d
|
added rsp map
|
2020-07-19 00:08:09 -04:00 |
|
Blaise Tine
|
bc0c65dce7
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-06-27 13:56:44 -07:00 |
|
Blaise Tine
|
8302641510
|
fpga fixes
|
2020-06-27 14:03:20 -07:00 |
|
Blaise Tine
|
8a306de02d
|
runtime static library
|
2020-06-27 14:13:13 -04:00 |
|
Blaise Tine
|
0a01385a2c
|
few updates
|
2020-06-23 09:28:24 -07:00 |
|
Blaise Tine
|
d3440de403
|
round robin arbiter + auto buffered queue + fixed dcache arbiter
|
2020-06-20 17:56:04 -04:00 |
|
Blaise Tine
|
68d9fc9a75
|
driver basic test and demo test refactoring
|
2020-06-19 09:12:07 -07:00 |
|
Blaise Tine
|
d6b0ef2b3c
|
scope refactoring + snoop invalidate
|
2020-06-12 00:04:31 -07:00 |
|
Blaise Tine
|
171d46b501
|
fix l2 cache issues
|
2020-06-04 18:34:14 -04:00 |
|
Blaise Tine
|
04fc34b848
|
minor update
|
2020-06-03 03:05:45 -07:00 |
|
Blaise Tine
|
16d5a8a09c
|
opae rtl fixes
|
2020-05-31 14:51:42 -07:00 |
|
Blaise Tine
|
33b273b204
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-05-28 18:34:25 -04:00 |
|
Blaise Tine
|
b930a822ad
|
minor updates
|
2020-05-28 18:34:03 -04:00 |
|
Blaise Tine
|
9e5885b820
|
adding dram writeenable support + scheduler bug fixes
|
2020-05-27 19:00:23 -04:00 |
|
Blaise Tine
|
61231cd2af
|
OPAE rtl fixes
|
2020-05-24 02:42:56 -07:00 |
|
Blaise Tine
|
a9f896b4f3
|
fixed snoop forwarding bug and single bank support
|
2020-05-24 04:29:43 -04:00 |
|
Blaise Tine
|
6882d88a62
|
removed fill_invalidator (not needed anymore)
|
2020-05-23 19:24:52 -04:00 |
|
Blaise Tine
|
f3b21aab8f
|
remove unsued cache parameter LLVQ_SIZE
|
2020-05-23 00:33:51 -04:00 |
|
Blaise Tine
|
3c8620e770
|
minor update
|
2020-05-21 14:51:56 -04:00 |
|
Blaise Tine
|
cf22ef2bf3
|
minor update
|
2020-05-21 13:42:08 -04:00 |
|
felsabbagh3
|
7e091b53f8
|
Added valid_table in scheduler and removed rename_table on reset
|
2020-05-20 23:02:41 -07:00 |
|
Blaise Tine
|
b5569dd525
|
OPAE rtl fixes
|
2020-05-20 12:08:10 -07:00 |
|
Blaise Tine
|
e269909db9
|
opae rtl fixes
|
2020-05-19 13:47:47 -07:00 |
|
felsabbagh3
|
101de6b138
|
mrvq update ready + init ready as 1 in same cycle causing incorrect ready state
|
2020-05-16 18:52:30 -07:00 |
|
felsabbagh3
|
e2741f9cdb
|
Force miss_add init ready to 1 when core req matches with mrvq entry, regardless of hit/miss
|
2020-05-16 16:26:26 -07:00 |
|
Blaise Tine
|
65c2da76cf
|
snooping response handling fix
|
2020-05-14 23:34:52 -04:00 |
|
Blaise Tine
|
d623ef4029
|
snooping response handling fix
|
2020-05-14 23:05:46 -04:00 |
|
Blaise Tine
|
bcb9514799
|
snooping response handling fix
|
2020-05-14 11:01:41 -04:00 |
|
Blaise Tine
|
c49f01b769
|
snooping response handling
|
2020-05-11 22:55:44 -04:00 |
|
Blaise Tine
|
b6c4aa0baa
|
rtl refactoring
|
2020-05-10 09:52:38 -04:00 |
|
Blaise Tine
|
cc84e0691c
|
multicore fix
|
2020-05-10 08:30:04 -04:00 |
|
Blaise Tine
|
330bbc4f56
|
rtl gpr multicore fix
|
2020-05-06 09:05:10 -04:00 |
|
Blaise Tine
|
b7e892ee16
|
rtl refactoring
|
2020-05-05 10:46:48 -04:00 |
|
Blaise Tine
|
f142afac80
|
rtl refactoring
|
2020-05-04 20:12:05 -04:00 |
|
Blaise Tine
|
a1dc90b951
|
rtl cache refactory
|
2020-04-30 17:12:18 -04:00 |
|
Blaise Tine
|
d85c0af5d6
|
remove tab spaces
|
2020-04-21 03:19:47 -04:00 |
|
Blaise Tine
|
e8a4923eb4
|
RTL code refactoring
|
2020-04-20 12:09:30 -04:00 |
|