felsabbagh3
|
ac9b06bf7d
|
Before FE BE abstraction
|
2019-09-08 16:21:37 -04:00 |
|
felsabbagh3
|
fe09aafbb4
|
Interface Checkpoint 2 - Remove Lints
|
2019-09-05 19:32:37 -04:00 |
|
felsabbagh3
|
48468ed26a
|
Proper SIMT with fine-grain scheduler implemented
|
2019-05-10 00:49:54 -07:00 |
|
felsabbagh3
|
a6c13bc38c
|
Inefficient context aware desgin
|
2019-05-08 15:55:06 -07:00 |
|
felsabbagh3
|
4aac33b298
|
Using verilog For-loops + Passing all tests
|
2019-03-30 22:55:13 -04:00 |
|
felsabbagh3
|
a3a3b21de7
|
Using verilog For-loops + Passing all tests
|
2019-03-30 22:09:03 -04:00 |
|
felsabbagh3
|
99a0792a0c
|
Passing all tests with 2 threads
|
2019-03-30 03:54:20 -04:00 |
|
felsabbagh3
|
68f3ba84e5
|
Added HW threads - Infinite loop + fixed valid
|
2019-03-27 03:53:59 -04:00 |
|
felsabbagh3
|
9b42e79dcf
|
Added HW threads - Infinite loop
|
2019-03-27 03:44:14 -04:00 |
|
felsabbagh3
|
7a528c5ef2
|
Packing data wires + ALU module
|
2019-03-26 19:17:11 -04:00 |
|
felsabbagh3
|
097e0217de
|
Added support for MUL/DIV (Passes all tests)
|
2019-03-22 03:54:59 -04:00 |
|
felsabbagh3
|
01d142c6e6
|
rtl passing all tests
|
2019-03-22 02:44:53 -04:00 |
|
felsabbagh3
|
656475b3b3
|
Passing Most tests
|
2019-03-21 23:47:48 -04:00 |
|