fares
|
8acc32372b
|
8Warp 32Threads for GTCAD synthesis
|
2019-11-21 23:51:11 -05:00 |
|
fares
|
c4d315dfed
|
VCD for power
|
2019-11-21 23:25:51 -05:00 |
|
Lyons, Ethan Tyler
|
e56e42c8c3
|
Synthesis Compatible
|
2019-11-21 21:41:11 -05:00 |
|
fares
|
19dba43849
|
vecadd bug fixing + ebreak for termination
|
2019-11-15 14:18:45 -05:00 |
|
fares
|
3d5120640b
|
clCreateProgramWithBuiltInKernels OpenCL Error
|
2019-11-15 01:14:31 -05:00 |
|
felsabbagh3
|
31de18c328
|
Changed tb
|
2019-11-10 15:06:06 -05:00 |
|
felsabbagh3
|
fbf708e419
|
Started simX
|
2019-11-10 01:21:09 -05:00 |
|
Lyons, Ethan Tyler
|
1c21110ffe
|
Add files via upload
ICache_In_Place
|
2019-11-08 10:56:11 -05:00 |
|
felsabbagh3
|
58a9140f08
|
Before evict_wb_old removal
|
2019-11-07 13:27:38 -05:00 |
|
felsabbagh3
|
9e2de897f0
|
Added simple_main
|
2019-11-07 00:10:06 -05:00 |
|
Savan Roshan
|
cb1bf65017
|
Parameterization working
|
2019-11-06 11:12:27 -05:00 |
|
Savan Roshan
|
8468e7d4d9
|
Added prefix DCACHE_
|
2019-11-05 08:33:38 -05:00 |
|
Savan Roshan
|
1db160a289
|
Fixed parameterization
|
2019-11-04 14:32:02 -05:00 |
|
Savan Roshan
|
8264339853
|
Added Parameterization
|
2019-11-04 13:20:34 -05:00 |
|
felsabbagh3
|
a39979a844
|
Fixed ASIC GPR warp number delay
|
2019-11-03 15:56:18 -05:00 |
|
felsabbagh3
|
bbb2373919
|
Intrinsics: tests for TMC+Control Divergence
|
2019-11-01 21:53:37 -04:00 |
|
felsabbagh3
|
46b09028d0
|
Added runtime (kernel 2.0)
|
2019-10-30 23:40:01 -04:00 |
|
felsabbagh3
|
06e5f6df1d
|
Init num cycles
|
2019-10-30 15:18:52 -04:00 |
|
felsabbagh3
|
7863175233
|
Set associative bank working
|
2019-10-30 14:57:20 -04:00 |
|
felsabbagh3
|
3b49b82c46
|
GPR ASIC Working
|
2019-10-29 23:20:16 -04:00 |
|
felsabbagh3
|
4aa04e76e6
|
Simulate debug
|
2019-10-29 14:28:20 -04:00 |
|
felsabbagh3
|
1b7f28273b
|
Removed -O3 from makefile
|
2019-10-27 20:34:32 -04:00 |
|
felsabbagh3
|
0ee74bc566
|
migrated 100% to modelsim
|
2019-10-27 20:08:44 -04:00 |
|
felsabbagh3
|
715982cca7
|
Modelsim Working + Simulating + dumping - Some bugs
|
2019-10-27 03:36:02 -04:00 |
|
felsabbagh3
|
372c81d90c
|
Generate VCD with ModelSim
|
2019-10-26 19:35:21 -04:00 |
|
felsabbagh3
|
6fda88b68f
|
Modelsim Makefile compile + simulate - DPI
|
2019-10-26 19:01:49 -04:00 |
|
Elsabbagh
|
9110e8367e
|
modelsim
|
2019-10-25 23:41:34 -04:00 |
|