Core Opimized

2024-12-28 08:39:07 +08:00
parent 7d9846b4a6
commit 66cda81233
56 changed files with 591 additions and 154 deletions
--- a/target/streams/compile/_global/_global/compileOutputs/previous
+++ b/target/streams/compile/_global/_global/compileOutputs/previous
@ -1 +1 @@
-["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$1.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Consts$.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Instructions$.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$4.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$2.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/ImemPortIo.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$5.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Consts.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$3.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/DmemPortIo.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$delayedInit$body.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Memory.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$$anon$1.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Instructions.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top.class","/home/gh0s7/nfs/project/micore/target/scala-2.13/zinc/inc_compile_2.13.zip"]]
+["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$4.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$2.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/ImemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$5.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$3.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/DmemPortIo.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions.class","/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/zinc/inc_compile_2.13.zip"]]
--- a/target/streams/compile/_global/_global/discoveredMainClasses/data
+++ b/target/streams/compile/_global/_global/discoveredMainClasses/data
@ -1 +1 @@
-["micore.Top"]
+["micore.TopOrigin"]
--- a/target/streams/compile/compile/_global/streams/out
+++ b/target/streams/compile/compile/_global/streams/out
@ -0,0 +1,4 @@
+[0m[[0m[31merror[0m] [0m[0m/run/media/gh0s7/Data/project/ddca2024/micore/src/main/scala/micore/Top.scala:25:9: not found: type TopOrigin[0m
+[0m[[0m[31merror[0m] [0m[0m    new TopOrigin,[0m
+[0m[[0m[31merror[0m] [0m[0m        ^[0m
+[0m[[0m[31merror[0m] [0m[0mone error found[0m
--- a/target/streams/compile/compileIncremental/_global/streams/out
+++ b/target/streams/compile/compileIncremental/_global/streams/out
--- a/target/streams/compile/exportedProductJars/_global/streams/export
+++ b/target/streams/compile/exportedProductJars/_global/streams/export
@ -1 +1 @@
-/home/gh0s7/nfs/project/micore/target/scala-2.13/-name-_2.13-0.1.0.jar
+/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/-name-_2.13-0.1.0.jar
--- a/target/streams/compile/exportedProducts/_global/streams/export
+++ b/target/streams/compile/exportedProducts/_global/streams/export
@ -1 +1 @@
-/home/gh0s7/nfs/project/micore/target/scala-2.13/classes
+/run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes
--- a/target/streams/compile/incOptions/_global/streams/out
+++ b/target/streams/compile/incOptions/_global/streams/out
@ -1,59 +1,19 @@
-[0m[[0m[0mdebug[0m] [0m[0mCreated transactional ClassFileManager with tempDir = /home/gh0s7/nfs/project/micore/target/scala-2.13/classes.bak[0m
+[0m[[0m[0mdebug[0m] [0m[0mCreated transactional ClassFileManager with tempDir = /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes.bak[0m
 [0m[[0m[0mdebug[0m] [0m[0mAbout to delete class files:[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$4.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$2.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$5.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$3.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Top$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Top.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mWe backup class files:[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$4.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$2.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$5.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$3.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Top$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	Top.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mRegistering generated classes:[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$4.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$2.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$5.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Consts.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Core$$anon$3.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Instructions.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	Top.class[0m
-[0m[[0m[0mdebug[0m] [0m[0mRemoving the temporary directory used for backing up class files: /home/gh0s7/nfs/project/micore/target/scala-2.13/classes.bak[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0mRemoving the temporary directory used for backing up class files: /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes.bak[0m
--- a/target/streams/compile/packageBin/_global/streams/inputs
+++ b/target/streams/compile/packageBin/_global/streams/inputs
@ -1 +1 @@
-1409454022
+-153958634
--- a/target/streams/compile/packageBin/_global/streams/out
+++ b/target/streams/compile/packageBin/_global/streams/out
@ -1,43 +1,43 @@
-[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/gh0s7/nfs/project/micore/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
+[0m[[0m[0mdebug[0m] [0m[0mPackaging /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
 [0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Consts$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Consts$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Consts.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Consts.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Consts.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Instructions$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Instructions$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions$.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	common/Instructions.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/common/Instructions.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/common/Instructions.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Core.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$1.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$2.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$2.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$2.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$3.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$3.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$3.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$4.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$4.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$4.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Core$$anon$5.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Core$$anon$5.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/ImemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core$$anon$5.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/Core.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Core.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/DmemPortIo.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/DmemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/ImemPortIo.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/ImemPortIo.class[0m
 [0m[[0m[0mdebug[0m] [0m[0m	micore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Top.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Top$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Top$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$$anon$1.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	micore/Top$delayedInit$body.class[0m
-[0m[[0m[0mdebug[0m] [0m[0m	  /home/gh0s7/nfs/project/micore/target/scala-2.13/classes/micore/Top$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/Memory.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$$anon$1.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin$delayedInit$body.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	micore/TopOrigin.class[0m
+[0m[[0m[0mdebug[0m] [0m[0m	  /run/media/gh0s7/Data/project/ddca2024/micore/target/scala-2.13/classes/micore/TopOrigin.class[0m
 [0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
--- a/target/streams/compile/packageBin/_global/streams/output
+++ b/target/streams/compile/packageBin/_global/streams/output
@ -1 +1 @@
-210211276
+-1359482768