|
|
33388496d5
|
[backend-O1]RISCv64ISel对-O1新增专门的处理逻辑
|
2025-08-19 22:42:30 +08:00 |
|
|
|
ef68235446
|
[backend-O1]更新sylib
|
2025-08-19 20:04:58 +08:00 |
|
|
|
363ead0ddd
|
[backend-O1]修复计时函数命名错误的问题
|
2025-08-19 20:01:33 +08:00 |
|
|
|
d465fb02a5
|
[midend-m2r]恢复原有mem2reg
|
2025-08-19 17:44:54 +08:00 |
|
|
|
3c49183280
|
[midend-m2r]移除错误的LAG优化，performance通过
|
2025-08-19 17:32:01 +08:00 |
|
|
|
7af3827098
|
[midend-m2r]修改Mem2Reg.cpp
|
2025-08-19 16:37:52 +08:00 |
|
|
|
1ab937961f
|
[backend-O1]修复后端在-O1情况下存在的大量bug
|
2025-08-19 14:09:08 +08:00 |
|
|
|
06b4df79ee
|
[backend]暂时禁用中端强度削弱
|
2025-08-19 08:30:55 +08:00 |
|
|
|
d79857feb9
|
修改脚本，增强输出截断逻辑
|
2025-08-19 08:29:43 +08:00 |
|
|
|
91d4a39c9a
|
Merge branch 'midend-tco' into backend
|
2025-08-19 00:15:30 +08:00 |
|
|
|
042b1a5d99
|
[midend-tco]修复命名重复问题
|
2025-08-19 00:13:32 +08:00 |
|
|
|
0fdcd0dd69
|
Merge branch 'midend-tco' into backend
|
2025-08-18 23:52:05 +08:00 |
|
|
|
d7bf4b061f
|
[backend]适配SLL、SRL指令
|
2025-08-18 23:49:40 +08:00 |
|
|
|
937833117e
|
[midend-tco]添加TCO尾递归优化
|
2025-08-18 23:46:00 +08:00 |
|
|
|
094b4c7c39
|
Merge branch 'midend' into backend
|
2025-08-18 22:52:02 +08:00 |
|
|
|
f4617b357e
|
Merge commit '07fd22def182a12999de6ae0c9447056fb9d7a40' into backend
|
2025-08-18 22:50:58 +08:00 |
|
|
|
babb576317
|
[backend]完善异步执行的超时切断机制
|
2025-08-18 22:50:14 +08:00 |
|
|
|
0720a622c1
|
[backend]完善后端流水线，本地仅剩h/39不通过
|
2025-08-18 22:14:21 +08:00 |
|
|
|
ad74e435ba
|
[midend-GSR]修复错误的代数简化
|
2025-08-18 21:55:57 +08:00 |
|
|
|
acb0302a29
|
[backend]修复了简单图着色分配器在一些样例中的问题
|
2025-08-18 21:14:37 +08:00 |
|
|
|
5c34cbc7b8
|
[midend-GSR]将魔数求解移动到utils的静态方法中。
|
2025-08-18 20:37:20 +08:00 |
|
|
|
c9a0c700e1
|
[midend]增加全局强度削弱优化遍
|
2025-08-18 11:30:40 +08:00 |
|
|
|
b57a3f1953
|
[backend]正在修复h/39
|
2025-08-17 22:45:57 +08:00 |
|
|
|
f317010d76
|
[midend-Loop-LICM][fix]检查load能否外提时其内存地址在循环中是否会被修改，需要判断函数调用对load内存地址的影响。
|
2025-08-17 17:42:19 +08:00 |
|
|
|
8ca64610eb
|
[midend-GVN]重构GVN的值编号系统
|
2025-08-17 16:33:15 +08:00 |
|
|
|
969a78a088
|
[midend-GVN]segmentation fault是GVN引入的已修复，LICM仍然有错误
|
2025-08-17 14:37:27 +08:00 |
|
|
|
d77aedaf8b
|
[backend]修复87
|
2025-08-17 09:01:49 +08:00 |
|
|
|
8763c0a11a
|
[midend-LICM][fix]修改计算循环不变量依赖关系的排序错误，但是引入了很多Segmentation fault。
|
2025-08-17 01:35:03 +08:00 |
|
|
|
d83dc7a2e7
|
[midend-LICM][fix]修复循环不变量的识别逻辑
|
2025-08-17 01:19:44 +08:00 |
|
|
|
e32585fd25
|
[midend-GVN]修复GVN中部分逻辑问题，LICM有bug待修复
|
2025-08-17 00:14:47 +08:00 |
|
|
|
07fd22def1
|
[backend-fma]添加浮点乘加融合优化，提供开关简单控制是否启用
|
2025-08-17 00:07:04 +08:00 |
|
|
|
c4eb1c3980
|
[midend-GVN&SideEffect]修复GVN的部分问题和副作用分析的缺陷
|
2025-08-16 18:52:29 +08:00 |
|
|
|
5ef01ada90
|
[backend]解决了栈地址计算对齐逻辑错误的问题
|
2025-08-16 18:31:45 +08:00 |
|
|
|
072cd3e9b5
|
[backend]回溯了旧版本的寄存器分配器
|
2025-08-16 17:08:11 +08:00 |
|
|
|
d038884ffb
|
[midend-GVN] commit头文件
|
2025-08-16 15:43:51 +08:00 |
|
|
|
467f2f6b24
|
[midend-GVN]初步构建GVN，能够优化部分CSE无法处理的子表达式但是有错误需要debug。
|
2025-08-16 15:38:41 +08:00 |
|
|
|
7be5d25372
|
[backend]更改了commit顺序
|
2025-08-16 00:11:21 +08:00 |
|
|
|
fdba73d5e1
|
Merge branch 'midend' into backend
|
2025-08-15 21:23:48 +08:00 |
|
|
|
8cabb1f195
|
Merge branch 'backend' of gitee.com:lixuanwang/mysysy into backend
|
2025-08-15 21:23:02 +08:00 |
|
|
|
fa33bf5134
|
[midend-Loop-IVE]修复循环的死IV消除逻辑
|
2025-08-15 01:19:45 +08:00 |
|
|
|
a3435e7c26
|
[midend-Loop-IVE]循环归纳变量消除逻辑重构，修改运行顺序
|
2025-08-14 17:27:53 +08:00 |
|
|
|
7547d34598
|
[midend-IVE]参考libdivide库，实现了魔数的正确求解，如果后续出错直接用API或者不要除法强度削弱了
|
2025-08-14 05:12:54 +08:00 |
|
|
|
06a368db39
|
[midend]修复创建新归纳变量的错误逻辑，避免生成悬空phi节点的现象
|
2025-08-13 20:00:43 +08:00 |
|
|
|
48865fa805
|
[midend-IVE]增加无用归纳变量消除遍
|
2025-08-13 17:42:34 +08:00 |
|
|
|
8b5123460b
|
[midend-Loop-InductionVarStrengthReduction]支持了对部分除法运算取模运算的归纳变量的强度削弱策略。（mulh+魔数，负数2的幂次除法符号修正，2的幂次取模运算and优化）。增加了了Printer对移位指令的打印支持
|
2025-08-13 17:41:41 +08:00 |
|
|
|
cd27f5fda9
|
[midend]增加部分逻辑位移指令
|
2025-08-13 15:28:37 +08:00 |
|
|
|
60cb8d6e49
|
[midend]重命名Sra指令的kind标识
|
2025-08-13 14:55:46 +08:00 |
|
|
|
ea944f6ba0
|
[midend-Loop-InductionVarStrengthReduction]增加循环规约变量强度削弱优化
|
2025-08-13 01:13:01 +08:00 |
|
|
|
0c8a156485
|
[midend-LoopCharacteristics]强化归纳变量的识别
|
2025-08-12 22:33:16 +08:00 |
|
|
|
debda205cc
|
[testdata]将官方提供的RV错误样例输入替换成了ARM中正确的输入
|
2025-08-12 16:24:24 +08:00 |
|
