wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix VCS

Browse Source
This commit is contained in:
abejgonzalez
2022-10-08 10:45:31 -07:00
committed by joey0320
parent a384fa9d1d
commit ca88bf5a2f
2 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
vcs.mk
View File

@@ -51,8 +51,7 @@ VCS_NONCC_OPTS = \
-sverilog +systemverilogext+.sv+.svi+.svh+.svt -assert svaext +libext+.sv \
+v2k +verilog2001ext+.v95+.vt+.vp +libext+.v \
-debug_pp \
+incdir+$(build_dir) \
$(sim_vsrcs)
+incdir+$(build_dir)
PREPROC_DEFINES = \
+define+VCS \