wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
977 Commits 1 Branch 0 Tags
335bbf765115c2833ba31bb03160d229b439e215
Commit Graph

977 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Abraham Gonzalez
335bbf7651 Patch parallel make (#386) 
* fix parallel make non-deterministic issue

* change touch to echo to not affect file state
 2020-01-22 09:08:05 -08:00
John Wright
f0c441b7e1 [skip ci] Fix the logo in README.md (#389) 2020-01-21 21:01:09 -08:00
Jerry Zhao
ac5235e5ed Revamp the config system for Top/Harness (#347) 
* Refactor how Configs parameterize the Top and TestHarnesses

* Bump sha3, testchipip, icenet, firesim
 2020-01-21 20:44:54 -08:00
Colin Schmidt
1786b9a7f4 Don't check prebuilt tools are on master (#384) 
Backport from #362 
h/t @jerryz123
 2020-01-21 15:19:54 -08:00
Abraham Gonzalez
612f1d5a10 Update LICENSE [ci skip] (#379) 2020-01-16 11:47:31 -08:00
Abraham Gonzalez
9e2726a251 Add UART and UARTAdapter to all configs (#348) 
* [uart] add uart adapter | add uart + adapter to all configs

* [uart] bump testchipip | add small documentation in generators section
 2020-01-16 11:33:46 -08:00
Abraham Gonzalez
9df81ccb16 [sha3] point to README for SW (#378) 
* [sha3] point to README for SW [skip ci]

* [sha3] bump sha3 repo for doc. changes [ci skip]
 2020-01-16 11:33:04 -08:00
Baltazar Ortiz
d277984eab Update scratchpad config (#371) 
* Update scratchpad config

Previous version didn't compile as per
https://github.com/ucb-bar/chipyard/issues/365

* Update docs/Customization/Memory-Hierarchy.rst

Co-Authored-By: Abraham Gonzalez <abe.j.gonza@gmail.com>

* Fix indentation

* Update memory hierarchy doc for PR

Co-authored-by: Abraham Gonzalez <abe.j.gonza@gmail.com>
 2020-01-10 12:02:21 -07:00
Albert Ou
f60e1a9c89 tests: Migrate to newlib-nano and libgloss-htif 
This deprecates the monolithic syscalls.c environment in favor of a more
structured board support package (BSP) based on newlib.
 2019-12-21 12:11:49 -08:00
Albert Ou
7059ac3f0f toolchains: Add libgloss replacement 2019-12-21 12:11:49 -08:00
Albert Ou
f71d976114 toolchains: Build libraries with medany code model 
This enables bare-metal programs to link against newlib and libgcc at
addresses above 0x80000000.
 2019-12-21 12:11:48 -08:00
Howard Mao
1e0c5c5ac6 add checksum offload support to NIC 2019-12-16 09:02:01 -08:00
Howard Mao
cc564e0bfe add example NIC configuration 2019-12-16 09:02:01 -08:00
alonamid
56770a1a4c Gemmini Integration (#356) 
* gemmini submodule

* fix build.sbt

* firechip gemmini config

* bump gemmini

* bump gemmini

* bump gemmini

* fix hwacha typo

* start gemmini docs

* bump gemmini

* gemmini docs

* Update Gemmini RST. Add quick-build instructions to Gemmini RST

* start gemmini CI

* bump gemmini

* gemmini CI fixes

* bump gemmini

* fix simulator name in gemmini CI

* cleanup gemmini CI

* bump esp-isa-sim to include gemmini

* update gemmini docs

* [ci skip] fix gemmini docs typos

* Update Gemmini.rst

Add instructions on building Gemmini programs, or writing your own programs.

* Changed order of VCS and Verilator in Gemmini docs

* Remove "make your own tests" from Gemmini README

* bump gemmini

* try to fix midasexamples CI
 2019-12-14 01:36:42 -08:00
Jerry Zhao
72f9730cbd Allow user to specify toolchain install prefix (#334) 2019-12-13 11:40:47 -08:00
Jerry Zhao
4d58321f1c Do not check that chisel3 and firrtl submodule branches are whitelisted (#366) 
Chisel3 and FIRRTL use release branches, which we track instead.
 2019-12-13 11:38:49 -08:00
Colin Schmidt
86a473dbf6 Bump all submodules for chisel 3.2.0 and rocket-chip august-2019 (#358) 
* Bump all submodules for chisel 3.2.0 and rocket-chip august-2019

* Fix subprojects that aren't tested from normal sims

* Fix firechip for chisel 3.2.0 and rc bump

* Bump boom for bug fix rebase

* [sbt] Don't rely on target-rtl symlink when FireSim is top [no ci]

* Bump boom for rc bump fix to bug fix

* Bump FireSim for CI check

* Bump FireSim

* Bump submodules after merge
 2019-12-12 13:39:09 -08:00
Abraham Gonzalez
c0564d319b Control Core Example (#361) 
* [example] add control core config example

* [example] move control core to last hartid

* [example] expand MaxHartIdBits when adding a core
 2019-12-09 21:06:57 -08:00
Abraham Gonzalez
65b282d1f1 Merge pull request #353 from ucb-bar/bump-boom 
Bump BOOM
 2019-12-05 13:38:05 -08:00
abejgonzalez
33a4a9726d [boom] bump boom 2019-12-04 11:18:21 -08:00
Abraham Gonzalez
6f43aef03c Merge pull request #346 from ucb-bar/cleanup-ctags 
Cleanup Ctags
 2019-12-03 15:54:51 -08:00
Jerry Zhao
ef404ef0ba Merge pull request #345 from ucb-bar/commit-check 
[ci] Whitelist submodule dev branches for commit-on-dev checks
 2019-11-25 09:37:46 -08:00
abejgonzalez
2468da282e dont ctags within toolchains/sim | only ctags scala/C/C++/python files 2019-11-23 18:56:38 -08:00
Jerry Zhao
3bc0e7856f [ci] Whitelist submodule dev branches to enable running submodule-commit checks on dev 
This works by checking the $CIRCLE_BRANCH env-var, which is set automatically by
CircleCI. Annoyingly, this is set to the name of the source branch for a merge,
rather than the target branch. The behavior of this check for each branch type
is listed:

if CIRCLE_BRANCH == "master":
  This CI run is the nightly CI run for the master branch.
  Make sure all submodules of the master branch point to master
else if CIRCLE_BRANCH == "dev":
  This CI run is most likely somebody doing a dev->master merge.
  Make sure all submodules of the dev branch point to master
else:
  This CI run is likely somebody merging a feature branch into dev.
  Allow submodule pointers of the dev branch to point to master OR dev
 2019-11-23 17:51:51 -08:00
Abraham Gonzalez
95aa58ea31 Merge pull request #344 from ucb-bar/update-spec 
Bump SPEC2017
 2019-11-23 13:35:42 -08:00
abejgonzalez
a740f7b6f6 bump spec 2019-11-23 13:11:09 -08:00
Abraham Gonzalez
6a16169839 Merge pull request #338 from ucb-bar/update-coremark 
Update CoreMark to support baremetal workloads
 2019-11-23 12:50:27 -08:00
Abraham Gonzalez
fd03850c1c Merge pull request #343 from hngenc/dev 
Bumped hammer
 2019-11-22 17:18:03 -08:00
Hasan Genc
23d9c57c82 Bumped hammer 2019-11-22 14:33:49 -08:00
Howard Mao
f1346a2d91 FireSim generator should also produce hwacha test suite makefrag rules 2019-11-22 11:06:54 -08:00
Abraham Gonzalez
2cb03e2f7b Merge pull request #340 from hngenc/patch-1 
Fix syntax error in vlsi/Makefile
 2019-11-20 19:46:37 -08:00
Hasan Genc
a5988c3963 Fix syntax error in vlsi/Makefile 2019-11-20 19:44:58 -08:00
abejgonzalez
8cf0955cb5 update coremark to support baremetal 2019-11-14 15:50:07 -08:00
Nathan Pemberton
9a2b19122f Merge pull request #336 from ucb-bar/bumpMarshal 
Faster FireMarshal Initialization
 2019-11-13 16:34:38 -08:00
Nathan Pemberton
126efe7594 Final firesim bump (to dev) 2019-11-13 19:34:02 -05:00
Nathan Pemberton
99372640de Merge remote-tracking branch 'origin/dev' into bumpMarshal 2019-11-13 14:53:25 -05:00
Nathan Pemberton
06216db269 Bump firesim 2019-11-13 14:52:31 -05:00
Nathan Pemberton
6d2f102a7e Shallow clone sha3 2019-11-12 19:42:36 -05:00
Nathan Pemberton
6ca1715b47 Bump firemarshal to not initialize linux by default. This bumps the sha3 
generator to include the software workloads (moved from marshal). As a
result, the sha3 generator submodule is not initialized by default
(because it now has a copy of linux).
 2019-11-12 17:18:02 -05:00
Abraham Gonzalez
ff2012699d Merge pull request #332 from ucb-bar/bump-barstools 
Bump Barstools
 2019-11-12 10:36:27 -08:00
Abraham Gonzalez
9ba7eeb8c3 Merge pull request #327 from ucb-bar/issue-pr-templates 
Issue + PR Templates
 2019-11-12 09:33:21 -08:00
abejgonzalez
77deedbfb8 bump firesim for midaexamples fix 2019-11-11 15:04:16 -08:00
abejgonzalez
542b165fd6 cleanup build script for ci | bump firesim 2019-11-11 11:13:14 -08:00
abejgonzalez
d9b6b86b46 bump barstools 2019-11-07 13:43:59 -08:00
Abraham Gonzalez
9f720e0cbd Merge pull request #331 from ucb-bar/vlsi-makefile-cleanup 
Partition `vlsi/build` on design
 2019-11-06 22:42:13 -08:00
abejgonzalez
443be01495 remove notion of bwrc-env and remove from INPUT_CONFS [skip ci] 2019-11-06 13:48:24 -08:00
abejgonzalez
8439f1d5e1 re-add motivating example to feature request issue [skip ci] 2019-11-06 13:42:39 -08:00
abejgonzalez
c39ba5713c split issue templates [skip ci] 2019-11-06 13:42:29 -08:00
Abraham Gonzalez
abbd9ce905 templates for issues and prs [skip ci] 2019-11-06 13:42:29 -08:00
abejgonzalez
d54a178f36 partition objdir 2019-11-06 11:18:08 -08:00