abejgonzalez
5b1b4b3efe
Bump Gemmini/Hwacha/Sha3
2020-11-19 15:28:24 -08:00
James Dunn
95e8365105
Small change to Arty reset binder name, per Jerry's PR comment.
2020-11-18 16:53:37 -08:00
Jerry Zhao
1b00d540f0
Add config fragment for replacing L2 with broadcastManager
2020-11-17 15:14:30 -08:00
abejgonzalez
a0d479f3ea
Working FIRRTL/RC/Chisel3 build | chisel-testers still broken
2020-11-16 22:55:04 -08:00
abejgonzalez
9d9813fe0a
[temp] Following RC's way to build Chisel from source or Maven [ci skip]
2020-11-16 22:24:29 -08:00
alonamid
fef06f2f97
Merge remote-tracking branch 'origin/dev' into hammer-docs
2020-11-16 17:07:31 -08:00
alonamid
1c0707b25b
Merge remote-tracking branch 'origin' into hammer-docs
2020-11-16 17:06:33 -08:00
abejgonzalez
70d43210d8
[temp] Unable to build/get past chisel-testers
2020-11-15 18:18:04 -08:00
abejgonzalez
ba59d0318f
Bump barstools
2020-11-15 16:14:38 -08:00
abejgonzalez
9ea23d43a7
Merge remote-tracking branch 'origin/dev' into local-chisel34
2020-11-15 16:03:25 -08:00
abejgonzalez
d94a8efd43
Fix TLMemPort comment | Use Option instead of NoSimulator
2020-11-15 15:44:38 -08:00
abejgonzalez
c8add488ad
Reduce BOOM default freq. (play it safe)
2020-11-15 14:31:14 -08:00
Abraham Gonzalez
f54dce13d6
Merge pull request #709 from ucb-bar/small-backwards-compat
...
Bump Dromajo | Optional ignore QEMU toolchain flag
2020-11-15 14:07:31 -08:00
alonamid
d7cc6b9963
update hammer basic flow doc
2020-11-15 10:00:40 -08:00
Alon Amid
2dd8bb46b8
Merge branch 'hammer-docs' of https://github.com/ucb-bar/chipyard into hammer-docs
2020-11-15 09:59:57 -08:00
Alon Amid
06f90119f6
update example yml files
2020-11-15 09:56:45 -08:00
David Biancolin
650ba7cc63
Merge pull request #715 from ucb-bar/bus-crossing-fix
...
Fix Crossing Insertions Between Buses in Hierarchical Topology
2020-11-14 15:37:08 -08:00
abejgonzalez
f8bd8eaa27
Small fix to run_impl_bitstream
2020-11-12 16:24:10 -08:00
abejgonzalez
61e1730c90
Small fix to docs
2020-11-12 16:23:05 -08:00
abejgonzalez
1b4826ad82
Generalize debug-bitstream
2020-11-12 16:20:22 -08:00
abejgonzalez
d4d989ce0f
Rename make target to bitstream | Delete unused make stuff / tcl
2020-11-12 15:41:05 -08:00
abejgonzalez
63b3d4290f
Change NotSimulator to NoSimulator
2020-11-12 15:39:57 -08:00
abejgonzalez
55f19f79d3
Address fpga srcs
2020-11-12 15:39:29 -08:00
abejgonzalez
999ae05bfe
Address some docs, build.sbt, .gitmodules
2020-11-12 15:31:34 -08:00
abejgonzalez
d5a0fd1a8e
Address CircleCI
2020-11-12 15:30:43 -08:00
abejgonzalez
7ca3be236c
Bump bringup VCU118 | Ignore HTIF if no-debug module
2020-11-12 11:47:16 -08:00
Tim Snyder
1110dd702c
Bump RC, firesim and barstools for chisel3.4 updates
...
Note: firesim and barstools point to commits in the sifive forks of those repos
I didn't update the URL in .gitmodules because I'm not sure how that works in a PR
(because you wouldn't really want to merge sync'ing to the sifive repo).
Requires: ucb-bar/barstools#92 and firesim/firesim#658
The version of rocket-chip, chisel3 and firrtl is chosen here because it is
the latest known to pass my tests. You will likely want to bump further.
2020-11-11 18:57:16 +00:00
David Biancolin
80487cc371
Update HierarchicalMulticlockBusTopologyParams to use cross{In, Out}
2020-11-10 11:58:53 -08:00
David Biancolin
bb5d6bc9fb
Merge pull request #713 from ucb-bar/better-bus-freq-spec
...
Better Bus Frequency Specification
2020-11-09 19:18:44 -08:00
dunn
714fb56423
Addressing PR comments in docs.
2020-11-09 14:56:54 -08:00
David Biancolin
230bd81e0e
[firechip] Update legacy firechip config
2020-11-09 09:26:30 -08:00
David Biancolin
098a83ce98
[CI] Add a multiclock config
2020-11-09 09:26:30 -08:00
David Biancolin
08c31014cc
Build out a more complete multiclock example configuration
2020-11-09 09:26:23 -08:00
David Biancolin
4da9e49fc1
[clocking] Fix up() invocations in freq specification fragments
2020-11-09 08:32:25 -08:00
David Biancolin
04cd6b59bd
[clocking] Add a fragment to set bus clock-sink freqs more intuitively
2020-11-09 08:32:19 -08:00
Abraham Gonzalez
41454650e7
Merge pull request #7 from ucb-bar/local-fpga-support-more-modular
...
Separate new sys_clk and ddr2 from TSI
2020-11-08 17:51:37 -08:00
abejgonzalez
082b230452
Add missing file
2020-11-08 17:51:21 -08:00
abejgonzalez
244205e2b4
Separate new sys_clk and ddr2 from TSI
2020-11-08 17:49:32 -08:00
David Biancolin
a559d624df
[clocking] Drive all buses directly from the asyncClockGroup
2020-11-07 21:57:42 -08:00
abejgonzalez
38a6bae872
Add CI for Arty/VCU118 (just verilog)
2020-11-07 17:27:19 -08:00
abejgonzalez
9c12ce08b7
Create new prototyping section | Address some comments | Small clarifications
2020-11-07 17:05:39 -08:00
Abraham Gonzalez
5a4cad0172
Merge pull request #6 from ucb-bar/local-fpga-support-docs
...
Local fpga support docs
2020-11-06 21:03:15 -08:00
Abraham Gonzalez
a9b9054120
Merge pull request #5 from ucb-bar/local-fpga-temp
...
Local fpga temp
2020-11-06 21:02:17 -08:00
abejgonzalez
c5e8fecb5c
Small renaming and cleanup
2020-11-06 21:00:18 -08:00
Abraham Gonzalez
9144e3c706
Fix pin mappings for TSI DDR
2020-11-06 20:51:11 -08:00
James Dunn
8fb76dda7b
Fixed syntax.
2020-11-06 20:00:29 -08:00
James Dunn
e20311da84
Adding implementation details for the Arty.
2020-11-06 19:58:52 -08:00
James Dunn
98fcea7b57
Adding initial Arty documentation; will be expanded further.
2020-11-06 17:25:05 -08:00
abejgonzalez
7baa1341ee
Use 2nd system clock for TSI DDR | Small cleanups
2020-11-06 16:34:45 -08:00
abejgonzalez
6aae66c54f
Add TSI Host Widget
2020-11-06 15:50:28 -08:00
