abejgonzalez
|
c721d897f3
|
Point to SiFive license | Add require on Arty
|
2020-11-06 10:18:10 -08:00 |
|
abejgonzalez
|
b0fc0457aa
|
Use Chipyard configs as base (Arty)
|
2020-11-05 20:46:03 -08:00 |
|
abejgonzalez
|
9a5b67bf8c
|
Use Chipyard configs as a base (VCU118)
|
2020-11-05 20:30:49 -08:00 |
|
abejgonzalez
|
083f34ab23
|
Revert Chipyard system | Create new VCU118 Chipyard system
|
2020-11-05 15:44:54 -08:00 |
|
abejgonzalez
|
43e64ded93
|
Readd ignore fpga-shells in main submodule setup
|
2020-11-05 15:13:09 -08:00 |
|
abejgonzalez
|
a281869041
|
Fix Arty merge and errors from CY bump
|
2020-11-05 15:04:44 -08:00 |
|
abejgonzalez
|
a7ab0dab59
|
Updated VCU118 | Bumped naming on Arty
|
2020-11-05 13:59:10 -08:00 |
|
abejgonzalez
|
356fa70c3c
|
Update fpga-shells submodule | Fix Arty Makefile lines
|
2020-11-05 11:16:17 -08:00 |
|
abejgonzalez
|
3994bcecdf
|
Merge remote-tracking branch 'secret/local-fpga-arty-harnessbinders' into local-fpga-support
|
2020-11-05 11:08:36 -08:00 |
|
abejgonzalez
|
c619df2c00
|
Merge branch 'local-fpga-temp' into local-fpga-support
|
2020-11-05 11:01:56 -08:00 |
|
David Biancolin
|
c083d5d947
|
Merge pull request #707 from ucb-bar/simple-pll-fixes
Update Reference Frequency Selection for Divider-Only Clock Generator
|
2020-11-05 09:59:54 -05:00 |
|
David Biancolin
|
f504b7a0f5
|
[clocking] Improve reference clock selection using a multiple-of-fastest strategy
|
2020-11-03 09:14:55 -08:00 |
|
David Biancolin
|
aa4a44925e
|
[clocking] Add ScalaTests for the divider-only PLL configurator
|
2020-11-03 09:14:55 -08:00 |
|
David Biancolin
|
f387634a41
|
[clocking] Bound SimplePllConfiguration by maximum reference freq
|
2020-11-03 09:14:55 -08:00 |
|
David Biancolin
|
946a191221
|
[clocking] Provide a default div for ClockDividerN sv implementation (#706)
|
2020-11-03 12:14:18 -05:00 |
|
David Biancolin
|
57a0bc5dfc
|
Fix zsh compatibility in init-submodules-no-rv-tools (#705)
|
2020-11-03 12:14:02 -05:00 |
|
Jerry Zhao
|
37415157d6
|
Merge pull request #699 from ucb-bar/lazy-iobinders
Support diplomatic IOBinders
|
2020-11-02 20:14:54 -08:00 |
|
Jerry Zhao
|
2d010b63f3
|
Merge branch 'dev' into lazy-iobinders
|
2020-11-02 10:02:44 -08:00 |
|
Jerry Zhao
|
a38596323c
|
Merge pull request #703 from ucb-bar/default-async-reset
Make the ChipTop reset pin always async
|
2020-10-29 10:34:22 -07:00 |
|
Jerry Zhao
|
7b83da054a
|
Clean up HarnessBinders
|
2020-10-28 16:18:22 -07:00 |
|
Jerry Zhao
|
f4d70128c0
|
Remove redundant ChipTop reset synchronizer
|
2020-10-28 15:37:31 -07:00 |
|
Abraham Gonzalez
|
0eca51ba4d
|
Reorganize into bringup/simple | Bump sifive-blocks
|
2020-10-27 12:57:34 -07:00 |
|
Abraham Gonzalez
|
3c42e2cae7
|
Fixed BootROM | Updated HarnessBinders
|
2020-10-26 18:15:58 -07:00 |
|
Jerry Zhao
|
93e57ef230
|
Make the ChipTop reset pin async always
|
2020-10-26 15:18:34 -07:00 |
|
Jerry Zhao
|
d61b31a6fe
|
Merge pull request #702 from ucb-bar/multirocc-gemmini
Add MultiRoCCGemmini config fragment
|
2020-10-26 10:03:26 -07:00 |
|
Fang, Zitao
|
4fdb9eb6b0
|
Merge pull request #647 from ucb-bar/verilator-makefile-fix
Fix Verilator Simulation run-binary-debug Error
|
2020-10-23 21:54:58 -07:00 |
|
Zitao Fang
|
abbeb2af9e
|
Fixed comments
|
2020-10-23 17:00:56 -07:00 |
|
Zitao Fang
|
0c4dcffb0d
|
Fixed lowercase p bug
|
2020-10-23 16:39:56 -07:00 |
|
Jerry Zhao
|
ac19117ec5
|
Add MultiRoCCGemmini config fragment
|
2020-10-23 15:41:49 -07:00 |
|
Abraham Gonzalez
|
a07369acaf
|
Merge remote-tracking branch 'ch/lazy-iobinders' into local-fpga-temp
|
2020-10-20 21:23:11 -07:00 |
|
Abraham Gonzalez
|
db73cab164
|
Add BootROM | Fix ResetWrangler for DDR | Add scripts
|
2020-10-20 21:20:11 -07:00 |
|
Jerry Zhao
|
7a55c55aa3
|
Fix no-MBUS configs
|
2020-10-20 01:12:28 -07:00 |
|
Jerry Zhao
|
e0bf907a06
|
Merge remote-tracking branch 'origin/dev' into lazy-iobinders
|
2020-10-19 13:22:01 -07:00 |
|
David Biancolin
|
a3c0e3a0b2
|
Merge pull request #690 from ucb-bar/diplomatic-clocks-mbus-crossing
DRAM In A Separate Domain Take 2
|
2020-10-19 15:15:09 -04:00 |
|
Abraham Gonzalez
|
dd358f45ab
|
UART Working... Bumped to newer fpga-shells
|
2020-10-19 11:29:25 -07:00 |
|
Jerry Zhao
|
f3d666d2b7
|
Clarify HarnessBinders ClassTag naming
|
2020-10-19 10:16:44 -07:00 |
|
Jerry Zhao
|
11fdf69544
|
Merge pull request #693 from ucb-bar/smartelf2hex-memsiz
Update smartelf2hex to use MemSiz instead of FileSiz
|
2020-10-19 09:05:50 -07:00 |
|
David Biancolin
|
c5e3ad0a01
|
Bump tcip and fsim
|
2020-10-19 15:32:48 +00:00 |
|
Jerry Zhao
|
035e2e4315
|
Add test for make TOP=DigitalTop
|
2020-10-17 22:55:07 -07:00 |
|
Jerry Zhao
|
9927231bc4
|
Support lazy-iobinders
|
2020-10-17 22:47:50 -07:00 |
|
David Biancolin
|
1b94e7f10c
|
Merge remote-tracking branch 'origin/dev' into diplomatic-clocks-mbus-crossing
|
2020-10-16 23:21:20 +00:00 |
|
alonamid
|
46ea900538
|
Merge pull request #695 from ucb-bar/shared-configs
Have FireSim build recipes use Chipyard configs rather than FireChip configs
|
2020-10-16 14:28:35 -07:00 |
|
Alon Amid
|
8de7aa8d69
|
bump firesim
|
2020-10-16 18:18:35 +00:00 |
|
Alon Amid
|
6eaac63e1b
|
address PR comments
|
2020-10-16 06:34:26 +00:00 |
|
David Biancolin
|
f3e1cb434d
|
Merge pull request #696 from ucb-bar/no-default-core-fame-models
Don't annotate cores with FAMEModelAnnotations
|
2020-10-15 18:03:27 -04:00 |
|
Albert Magyar
|
84e0bf7338
|
Don't annotate cores with FAMEModelAnnotations
|
2020-10-15 12:25:39 -07:00 |
|
abejgonzalez
|
9ba4918cb8
|
Inject MMCDevice into TLSPI Node
|
2020-10-15 11:46:42 -07:00 |
|
David Biancolin
|
b747116363
|
Bump FireSim
|
2020-10-15 11:28:44 -07:00 |
|
David Biancolin
|
74c1c9d7ab
|
Punch out reset in AXI4MMIO IOBinder
|
2020-10-15 11:28:36 -07:00 |
|
Alon Amid
|
fd4a70dfb6
|
docs typos
|
2020-10-15 18:04:31 +00:00 |
|