Commit Graph

636 Commits

Author SHA1 Message Date
abejgonzalez
d0e5a40687 slightly more clarity in the diplomacy example [skip ci] 2019-09-25 20:02:16 -07:00
Abraham Gonzalez
7cfac672c1 Update docs/Chipyard-Basics/Configs-Parameters-Mixins.rst [skip ci]
Co-Authored-By: Jerry Zhao <jerryz123@berkeley.edu>
2019-09-25 19:34:47 -07:00
Howard Mao
2f3c87dade add explanation of LazyModule vs. LazyModuleImp [skip ci] 2019-09-25 17:25:38 -07:00
Howard Mao
9dc0abb485 explain how to add IceNet and TestChipIP hardware to design 2019-09-25 16:41:32 -07:00
Howard Mao
c8e8465180 add Test Chip IP section [ci skip] 2019-09-25 13:02:44 -07:00
Howard Mao
12d4e7d837 add section on IceNet [ci skip] 2019-09-25 13:02:38 -07:00
Howard Mao
0168c8f841 Merge pull request #245 from ucb-bar/master
Merge master back to dev
2019-09-26 01:00:35 +08:00
Abraham Gonzalez
148421bcab Merge pull request #243 from ucb-bar/abe-doc-updates
small doc clarifications + cleanup
2019-09-20 18:02:28 -07:00
abejgonzalez
fd6d3272e4 add quotes around core/tile [skip ci] 2019-09-20 18:00:11 -07:00
abejgonzalez
898f0fd2d4 cleanup grammar a bit [skip ci] 2019-09-20 17:51:46 -07:00
abejgonzalez
ff992ef24e add hart of 2 to heter explanation | footnote about tile v core [skip ci] 2019-09-20 17:36:53 -07:00
abejgonzalez
edaf99ca9a small clarifications + cleanup [skip ci] 2019-09-20 12:25:23 -07:00
Jerry Zhao
37b934236a Merge pull request #241 from ucb-bar/no_unify
Replace UnifiedBoomConfig with SmallRv32BoomConfig
2019-09-20 10:41:05 -07:00
Jerry Zhao
26042b682c Replace UnifiedBoomConfig with SmallRv32BoomConfig 2019-09-17 15:36:56 -07:00
Jerry Zhao
a77226cdba Merge pull request #240 from ucb-bar/order-fix
Fix Sha3RocketConfig ordering
2019-09-16 16:01:51 -07:00
Jerry Zhao
17f1387846 Fix Sha3RocketConfig ordering 2019-09-16 15:54:32 -07:00
Howard Mao
cfb14f26e4 Merge pull request #235 from ucb-bar/howie-docs
Updates and additions to documentation
2019-09-17 06:03:01 +08:00
Jerry Zhao
6c26b447cc Merge pull request #238 from ucb-bar/vcs-vpd-fix
Make .vpd rules generate the .out as well
2019-09-16 10:59:46 -07:00
Howard Mao
99fa21348c move image to _static directory 2019-09-16 10:28:05 -07:00
Howard Mao
6465d9c591 move NodeTypes code to scala source 2019-09-16 10:25:10 -07:00
Howard Mao
f96a70fc61 fix another instance of broken references 2019-09-16 10:21:10 -07:00
David Biancolin
fce25f4486 Merge pull request #239 from ucb-bar/remove-published-deps
Remove Berkeley-Managed Library Dependencies from Subprojects
2019-09-13 11:22:24 -07:00
Jerry Zhao
ce94ca7840 Fix Makefile .vpd rules not generating .out 2019-09-13 01:52:23 -07:00
David Biancolin
95ae46f4f2 [sbt] Use tools/chisel3 not rocketchip/chisel3 2019-09-12 20:32:33 -07:00
David Biancolin
16cc565238 [sbt] Purge berkeley library dependencies from all subprojects 2019-09-12 20:32:26 -07:00
Howard Mao
e68536a852 add Google Group to the index 2019-09-12 18:14:39 -07:00
Howard Mao
d5bccc0455 add additional example code as literalincludes 2019-09-12 18:08:45 -07:00
Howard Mao
6ae60b94c6 correct capitalization in Adding an Accelerator/Device 2019-09-12 17:56:12 -07:00
Howard Mao
9a8d6c908f fix verilator invocation in Adding an Accelerator 2019-09-12 17:54:08 -07:00
Howard Mao
2d717bfcae add documentation code snippets to example project 2019-09-12 17:35:40 -07:00
David Biancolin
36b7944cb6 Merge pull request #230 from ucb-bar/midas2-merge
[firesim] Initial Golden Gate support
2019-09-12 17:17:54 -07:00
Howard Mao
f31f629505 replace broken :numref: 2019-09-12 17:05:47 -07:00
Howard Mao
a71153a94d fix some reference in Chipyard Components 2019-09-12 16:57:11 -07:00
Howard Mao
19a61b3c1a document return values of edge methods 2019-09-12 16:12:35 -07:00
David Biancolin
173743be6d [sbt] Remove the firrtl subproject 2019-09-12 15:41:50 -07:00
Howard Mao
bc903b8407 more on customization of L1 2019-09-12 14:34:57 -07:00
Howard Mao
069bb55442 a bit more explanation of site, here, up 2019-09-12 14:26:51 -07:00
Howard Mao
c6f6b2e117 mention address of BootROM and first instruction 2019-09-11 12:13:08 -07:00
Howard Mao
200fec07e6 make purpose of CachelessRocketConfig clearer 2019-09-11 12:13:08 -07:00
Howard Mao
9bb4215c7d add changes Alon requested 2019-09-11 12:13:08 -07:00
Howard Mao
714d79e87d fix a AXI4UserYanker reference 2019-09-11 12:13:08 -07:00
Howard Mao
cf5d64f8c8 fix Diplomacy Connectors symbols 2019-09-11 12:13:08 -07:00
Howard Mao
646d7cba4c use literalinclude directive to pull source directly from example package 2019-09-11 12:13:08 -07:00
Howard Mao
fd5e0024a7 capitalize Diplomacy when used as a name 2019-09-11 12:13:08 -07:00
Howard Mao
1fee2b12f1 fix some language about TileLink's relationship to Diplomacy 2019-09-11 12:13:08 -07:00
Howard Mao
a4371fa917 add section on SoC boot process 2019-09-11 12:13:08 -07:00
Howard Mao
753788ad67 add documentation on TileLink/AXI4 diplomatic widgets 2019-09-11 12:13:08 -07:00
Howard Mao
e9bce0fc3d clarification of AddressRange arguments 2019-09-11 12:13:08 -07:00
Howard Mao
334e443003 add part about AXI4RegisterNode 2019-09-11 12:13:08 -07:00
Howard Mao
0e8dc833b8 write Register Router documentation 2019-09-11 12:13:08 -07:00